Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement

Size: px
Start display at page:

Download "Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement"

Transcription

1 Mixed Attachment Technology Studies in RF & Optoelectronic Packages Requiring High Accuracy Placement Daniel D. Evans and Zeger Bok Palomar Technologies, Inc Loker Avenue West Carlsbad, CA Phone: (800) Abstract RF & Optoelectronic packages continue to shrink in size with less space for die. Power densities are increasing as well. Packaging engineers are exploring a switch from conductive adhesive to eutectic solder attachments on high power components. Lower power components still allow adhesive attachment but have their own challenges due to tight spacing. This paper explores a range of case studies that demonstrate both eutectic and adhesive assembly and the results for closely spaced components. An overview of the technology and the placement accuracy and attachment method is presented for eutectic and adhesive based attachment for components ranging from 0.18mm [7.1mil] x 0.18mm [7.1mil] x 0.20mm [7.9mil] Si die to 1.7mm [67mil] x 1.4mm [55mil] x 0.16mm [6.3mil] GaAs die. Component spacing of 60µm or less create challenges in keeping epoxy or solder from squeezing between die. A review of tools, guidelines, and actual results will be shared in this paper. Keywords: VCSEL, Laser, Eutectic Attach, AuSn, AuSi, GaAs, Capacitor Attach, 0402, 0603, Background This paper provides a general overview of mixed attachment technology capabilities and challenges in today s packaging applications. The increasingly densely populated and higher power levels of RF & Optoelectronic packages are creating unique challenges for assembly process engineers. Both eutectic and adhesive attachment processes are faced with smaller component sizes, more closely spaced components, and a need for lower voiding content. As a result, solder or epoxy outflow may affect the position and attachment quality of adjacent components, or it can contaminate the top surface of these components. Die attach equipment must be capable of handling these demanding requirements without compromise to quality or cycle time. The general outline of this paper is as follows: Adhesive Attach Options Overview Eutectic Attach Options Overview Case 1: Mixed Technology RF Assembly AuSn Preform and Ag-Filled Epoxy Attach of GaAs and Ceramic Components on Ceramic Substrate Case 2: Mixed Technology RF Assembly AuSi, AuSn Preform and Ag-Filled Epoxy Attach of Si, GaAs and SMD Components on Ceramic Substrate Case 3: VCSEL Optoelectronic Assembly Ag- Filled Epoxy Attach of GaAs VCSEL on Kovar Substrate Summary and Conclusions Adhesive Attach Options Adhesive attach is common in a large variety of packaging applications and relatively well supported in the industry. Adhesive is typically applied by means of screen printing, pin transfer, or dispensing. Pin transfer is usually performed directly on the die attach equipment and offers excellent control over adhesive volume. This method is preferred for

2 components below 0.25mm [10mil] x 0.25mm [10mil], particularly if placement accuracy and proximity to other components is critical. Similar to dispense patterns, pin transfer patterns can be optimized to ensure proper distribution of the adhesive for each component. Pins are offered in various sizes and geometries and range from a single pin to multipoint pins to improve throughput. Eutectic Attach Options Eutectic attach options vary depending on the material interface and part geometries. A pictorial view of the process options is shown in Figure 1. The top figures illustrate two or four-sided pick tools holding the die. It is important to note that some of the eutectic processes do not require two or four-sided pick tools. For these processes, surface pick tools may be selected depending on the configuration of the die. well with favorable results. Die attached with preforms require two pick-and-place operations per attachment. Eutectic solder volume is a critical parameter in the attachment quality as shown in Figure 2. The main measures of quality for solder attach include bondline thickness, voiding content under the chip, and solder outflow past the chip. Improper solder volume can lead to excessive outflow and higher voiding percentages as shown in Figure 2. The left and right images illustrate before and after solder volume and process optimization. Figure 2 Eutectic Solder Volume Selection Figure 1 Eutectic Attach Options AuSi The far left column shows a Au backside metalized Si die and Au metalized substrate. The AuSi solder is generally formed using a Steady Heater Stage (SHS) and a scrub tool. Scrub occurs when moving the XY axis of the die attach equipment while holding the die on the substrate. Although less common, AuSi preforms can be used as well. AuSn on Die The second column shows a AuSn pre-metalized die and Au metalized substrate. This process can occur using a SHS or Pulsed Heat Stage (PHS). AuSn on Substrate The third column shows a AuSn pre-metalized substrate. This process generally requires a PHS so that reflow occurs only when the die is placed. A SHS can be used as well although this causes the AuSn to melt and change composition before the die is placed. AuSn Preforms The last column shows AuSn preforms to provide the solder. This generally requires a PHS although a SHS can be used as Case Studies Three specific examples are provided below to highlight the primary challenges and solutions in mixed attachment technology assembly. Case 1: Mixed Technology RF Assembly AuSn Preform and Ag-Filled Epoxy Attach of GaAs and Ceramic Components on Ceramic Substrate Case 1 is a study that combines AuSn preforms and Ag-filled epoxy while using the same components as shown in Figure 3. Figure 3 Case 1 Assembly Details The main challenges are a direct result of the small 50µm gap between die 1 and 2, and die 2 and 3.

3 The gap between die 1 and 4 is even smaller at 25µm. These small gaps can cause solder or epoxy to interfere with adjacent positions or flow up between die and push die out of alignment. Voiding content and excess material must be closely managed through proper selection of preform and adhesive volume, pick tool type selection, and the assembly sequence. The pick tool type selection and assembly sequence for the eutectic portion of the package is shown in Figure 4. The order in which pick tools are used by the equipment is sequentially numbered from 1 to 6. one would expect based on preform volume selection, pick tool type selection and the assembly sequence. It should be noted that die that are not pre-metalized with AuSn require preforms to be placed prior to attachment. Also, the substrate must be properly secured on the PHS with vacuum or mechanical clamps to avoid movement during scrubbing. Figure 6 Case 1 Ag-Filled Epoxy Results Figure 4 Case 1 Pick Tool Selection and Assembly Sequence for Eutectic Attach The bare substrate is loaded into a PHS using a round surface pick tool in sequence step 1. Two different sizes of four-sided pick tools are then used for components 1 and 3 as numbered in Figure 3. This allows scrubbing in the XY direction for both components since components 2 and 4 are not yet placed. Component 2 is then placed and scrubbed in the Y direction using a two-sided pick tool in sequence step 4. Component 4 is then placed in sequence step 5 using a round surface pick tool. Solder reflow for this small component does not require scrub. Finally, the completed eutectic package is removed from the PHS using the same round surface pick tool in sequence step 6. The epoxy pattern and placement results for the epoxy portion of the package are shown in Figure 6. The epoxy pattern is created by means of pin transfer which addresses the same voiding content and excess material concerns as before. The pick tools listed in the eutectic portion of the package are used here as well although scrubbing is not always necessary to achieve low voiding content in case of epoxy attachment. However, some components have specific top surface areas that are easily damaged by surface pick tools and may require two or four-sided pick tools. Also, it is important to verify that the pick tools are compatible with the style of waffle packs in which the die are presented. Waffle pack pockets must be chamfered to allow the two or four-sided pick tools to engage with the die. Gel-Pak offers an alternative solution to this problem. Figure 5 Case 1 Eutectic AuSn Attach Results The results of the eutectic attachment are shown in Figure 5. The images show the three dimensional nature of the components and the typical outflow that Figure 7 Case 1 AuSn and Ag-Filled Epoxy Results

4 The completed substrate containing both eutectic and adhesive attachments is shown in Figure 7, where component spacing and material outflow can easily be compared. Case 2: Mixed Technologly RF Assembly AuSi, AuSn Preform and Ag-Filled Epoxy Attach of Si, GaAs and SMD Components on Ceramic Substrate Case 2 is a study that combines AuSi, AuSn preforms, and Ag-filled epoxy attachment into a single package. Figure 8 provides an overview of the components in this package along with their respective sizes and attachment methods. The assembly sequence is determined by the assembly temperature of each process, i.e. highest to lowest temperature. The AuSi attachment is completed at 420 C followed by the AuSn attachment at 320 C. The epoxy attachment is then performed at ambient temperature and completed in a cure cycle at 120 to 150 C. Figure 9 Case 2 Eutectic AuSi Attach of Small Size Si Components The main challenges in the AuSn attachment are the proximity of the medium size GaAs die (4.2mm [165mil] x 4.2mm [165mil] x 0.09mm [3.5mil]) to one another and to the edge of the substrate. A four-sided pick tool is selected to allow scrubbing in the XY direction as shown in Figure 10. Mechanical clamps are modified to accommodate all components of the entire package and to avoid movement of the substrate on the PHS during scrubbing. Preform solder volume is determined by the desired bond line thickness and solder outflow. Excellent voiding content (less than 5%) and high placement accuracy have been achieved as shown in Figure 10. Figure 8 Case 2 Assembly Details The main challenges in the AuSi attachment are the small size of the Si die (0.18mm [7.1mil] x 0.18mm [7.1mil] x 0.20mm [7.9mil]) and the quantity per package (12 each). These types of die are typically presented in Gel-Pak to ensure proper engagement by a four-sided pick tool. The small base and even taller stance tend to tip the die over during pick as well as during place and scrub. Pick tool force during scrub must be minimized to avoid damage to the die and substrate metallization. Time at temperature on the SHS readily consumes the Si die and a balance in solder quality must be established between the first and last die in the assembly sequence. Uniform wetting and high placement accuracy have been achieved as shown in Figure 9. Figure 10 Case 2 Eutectic AuSn Attach of Medium Size GaAs Components The main challenges in the Ag-filled epoxy attachment of the end-terminated SMD capacitors (0804, 0603, 0402) are the proximity to one another, the mechanical strength of the attachment, and the potential of epoxy bridging underneath the components. Ablestik 84-1LMISR4 electrically conductive die attach adhesive is applied by means of pin transfer in suitable patterns. Consistent epoxy volume and high placement accuracy have been achieved as shown in Figure 11.

5 Figure 12 Case 3 Assembly Details Figure 11 Case 2 Ag-Filled Epoxy Attach of SMD Capacitors It must be noted that electrically insulating die attach adhesive can be added to the package in case mechanical strength or epoxy bridging are of concern. Case 3: VCSEL Optoelectronic Assembly Ag- Filled Epoxy Attach of GaAs VCSEL on Kovar Substrate Case 3 is a study that evaluates Ag-filled epoxy attach of GaAs VCSEL die with a spacing tolerance requirement of ±3µm between VCSEL die apertures, after curing. The VCSEL die are typically presented in Gel-Pak. Other components that do not require ultra-high placement accuracy are attached to the package after the VCSEL die placements have been completed (not shown). The main challenges include the small base and tall stance of the VCSEL die (0.25mm [9.8mil] x 0.25mm [9.8mil] x 0.30mm [11.8mil]), the selection of a suitable surface pick tool, and the symmetry & accuracy of the transferred epoxy volume. Any change in planarity of the VCSEL die during curing will result in an equivalent XY shift of the emitting aperture of the laser. Ablestik 84-1LMISR4 electrically conductive die attach adhesive is applied directly on the ultra-high precision die attach equipment by means of pin transfer. The VCSEL die are placed relative to locating features on the Kovar substrate. Details of the VCSEL die are shown in Figure 12. The assembly sequence includes a Post-Placement Accuracy Check (PPAC) measurement step directly on the die attach equipment to provide in-process feedback. Final verification of the placement accuracy is performed on an independent measurement device. A Nikon VMR D Coordinate Measuring System is used to generate placement accuracy data before and after curing. Consistent epoxy volume and a spacing tolerance of ±3µm between VCSEL die apertures after curing have been achieved. The chart in Figure 13 shows an example of the errors between VCSEL die apertures. Virtually no change in errors was observed after curing. Figure 13 Case 3 VCSEL Die Placement Error Results After Curing Summary and Conclusions A general overview of mixed attachment technology capabilities and challenges has been provided. Adhesive and eutectic attach options have been explained in more detail. Three specific examples of mixed attachment technology have been discussed and primary challenges as well as solutions have been offered.

6 References 1. Bok, Z. et al, Micron Level Placement Accuracy Case Studies for Optoelectronic Components, The 41st International Symposium on Microelectronics, Providence, RI, November Evans, D. et al, Micron Level Placement Accuracy Case Studies for Optoelectronic Components, The 59st Electronic Components and Technology Conference, San Diego, California, May 26-29, Evans, D. et al, Micron Level Placement Accuracy for Wafer Scale Packaging of P-Side Down Lasers in Optoelectronic Products, 42nd International Symposium on Microelectronics (IMAPS 2009), November 1-5, 2009; San Jose McEnery Convention Center, San Jose, California. ISBN

Automating Hybrid Circuit Assembly

Automating Hybrid Circuit Assembly Automating Hybrid Circuit Assembly Die Attach The demand for hybrid circuits has remained strong as emerging and existing applications continue to rely on this proven technology. Developers of applications

More information

CX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services. ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant

CX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services.   ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant CX Thin Fil s Resistors Attenuators Thin-Film Products Thin-Film Services www.cxthinfilms.com ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant www.cxthinfilms.com sales@cxthinfilms.com +1 (401) 461-5500

More information

Multipurpose Wire Bonding Bumps, Wires, Combination Interconnects, and Operation Efficiency

Multipurpose Wire Bonding Bumps, Wires, Combination Interconnects, and Operation Efficiency Multipurpose Wire Bonding Bumps, Wires, Combination Interconnects, and Operation Efficiency Daniel D. Evans, Jr. Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad, CA 92010 +1 (760) 931-3600 www.palomartechnologies.com

More information

MRSI-M1 1-Micron Die Bonder

MRSI-M1 1-Micron Die Bonder MRSI-M1 1-Micron Die Bonder Assembly Technologies: Eutectic Bonding Epoxy Component Attach In-situ UV Bonding Flip Chip Assembly Thermal Compression Bonding Overview The MRSI-M1 1-Micron Die Bonder builds

More information

MRSI-M3 3-Micron Die Bonder

MRSI-M3 3-Micron Die Bonder MRSI-M3 3-Micron Die Bonder Assembly Technologies: Eutectic Bonding Epoxy Component Attach In-situ UV Bonding Flip Chip Assembly Thermal Compression Bonding Applications: MEMS Multi-Chip Modules Semiconductor

More information

MRSI-175Ag Epoxy Dispenser

MRSI-175Ag Epoxy Dispenser MRSI-175Ag Epoxy Dispenser Applications: Microwave & RF Modules MEMS Semiconductor Packaging Multi-Chip Modules Hybrid Circuits Optical Modules Overview The MRSI-175Ag Conductive Epoxy Dispenser handles

More information

Flip Chip - Integrated In A Standard SMT Process

Flip Chip - Integrated In A Standard SMT Process Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical

More information

Development of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy

Development of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy Development of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy Gordon Elger, Rafael Jordan, Maria v. Suchodoletz and Hermann Oppermann Fraunhofer Institute

More information

Features. = +25 C, 50 Ohm System

Features. = +25 C, 50 Ohm System 1 Typical Applications This is ideal for: Features Low Insertion Loss: 1.5 db Short Haul / High Capacity Radios Automotive Radar Test Equipment SATCOM Military Point-to-Point Radios Point to Multi-Point

More information

Features. = +25 C, 50 Ohm System

Features. = +25 C, 50 Ohm System Typical Applications This is ideal for: Features Low Insertion Loss: 2 db E-Band Communication Systems Short Haul / High Capacity Radios Automotive Radar Test Equipment SATCOM and Sensors Functional Diagram

More information

Features. = +25 C, 50 Ohm System

Features. = +25 C, 50 Ohm System Typical Applications This is ideal for: Features Low Insertion Loss: 2 db E-Band Communication Systems Short Haul / High Capacity Radios Automotive Radar Test Equipment SATCOM and Sensors Functional Diagram

More information

Features. = +25 C, Vdd = 2V* Parameter Min. Typ. Max. Units Frequency Range GHz Gain db

Features. = +25 C, Vdd = 2V* Parameter Min. Typ. Max. Units Frequency Range GHz Gain db Typical Applications This is ideal for: Features Noise Figure: 5 db Short Haul / High Capacity Links Wireless LANs Automotive Radar Military & Space E-Band Communication Systems Functional Diagram P1dB:

More information

= +25 C, Vdd= 4V [1], Idd = 60mA [2]

= +25 C, Vdd= 4V [1], Idd = 60mA [2] HMC-ALH4 Typical Applications This HMC-ALH4 is ideal for: Features Noise Figure: 4 db Point-to-Point Radios Point-to-Multi-Point Radios VSAT SATCOM Functional Diagram Gain:.5 db PdB Output Power: +5 dbm

More information

GaAs MMIC Space Qualification

GaAs MMIC Space Qualification GaAs MMIC Space Qualification GaAs MMIC Testing TriQuint Semiconductor has advanced Lot Acceptance Testing (LAT) for High Reliability Applications of GaAs MMICs. A flowchart depicting the entire MMIC processing

More information

LED Die Attach Selection Considerations

LED Die Attach Selection Considerations LED Die Attach Selection Considerations Gyan Dutt & Ravi Bhatkal Alpha, An Alent plc Company Abstract Die attach material plays a key role in performance and reliability of mid, high and super-high power

More information

MRSI Micron Die Bonder

MRSI Micron Die Bonder MRSI-705 5-Micron Die Bonder Assembly Technologies: Eutectic Bonding Epoxy Component Attach In-situ UV Bonding Flip Chip Assembly Thermal Compression Bonding Applications: 3D Packaging Wafer Scale Packaging

More information

MRSI Micron Die Bonder

MRSI Micron Die Bonder MRSI-705 5-Micron Die Bonder Assembly Technologies: Eutectic Bonding Epoxy Component Attach In-situ UV Bonding Flip Chip Assembly Thermal Compression Bonding Applications: 3D Packaging Wafer Scale Packaging

More information

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

Building HDI Structures using Thin Films and Low Temperature Sintering Paste Building HDI Structures using Thin Films and Low Temperature Sintering Paste Catherine Shearer, James Haley and Chris Hunrath Ormet Circuits Inc. - Integral Technology California, USA chunrath@integral-hdi.com

More information

Cree EZ-p LED Chips Handling and Packaging Recommendations

Cree EZ-p LED Chips Handling and Packaging Recommendations Cree EZ-p LED Chips Handling and Packaging Recommendations INTRODUCTION This application note provides the user with an understanding of Cree s EZ-p p-pad up (anode up) LED devices, as well as recommendations

More information

Recent Advances in Die Attach Film

Recent Advances in Die Attach Film Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The

More information

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be

More information

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018

Jacques Matteau. NanoBond Assembly: A Rapid, Room Temperature Soldering Process. Global Sales Manager. indium.us/f018 Jacques Matteau Global Sales Manager NanoBond Assembly: A Rapid, Room Temperature Soldering Process jmatteau@indium.com indium.us/f014 indium.us/f018 Terminology A few key terms NanoFoil is the heat source

More information

AN Handling and processing of sawn wafers on UV dicing tape. Document information. Sawn wafers, UV dicing tape, handling and processing

AN Handling and processing of sawn wafers on UV dicing tape. Document information. Sawn wafers, UV dicing tape, handling and processing Handling and processing of sawn wafers on UV dicing tape Rev. 2.0 13 January 2009 Application note Document information Info Keywords Abstract Content Sawn wafers, UV dicing tape, handling and processing

More information

BGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak

BGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak BGA Package Underfilm for Autoplacement Jan Danvir Tom Klosowiak NIST-ATP Acknowledgment Project Brief Microelectronics Manufacturing Infrastructure (October 1998) Wafer-Scale Applied Reworkable Fluxing

More information

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong 10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,

More information

A novel pick-and-place process for ultra-thin chips on flexible smart systems Thomas Meissner (Hahn-Schickard)

A novel pick-and-place process for ultra-thin chips on flexible smart systems Thomas Meissner (Hahn-Schickard) A novel pick-and-place process for ultra-thin chips on flexible smart systems Thomas Meissner (Hahn-Schickard) Dr. rer. nat. Outline 1. Introduction to Hahn-Schickard 2. Motivation 3. Pick process 4. Application

More information

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink The Optimal Passive Thermal Management ing and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink Jim Fraivillig Fraivillig Technologies 3315 Toro Canyon Road Austin,

More information

Paperless Laboratory: Increased Efficiency and Traceability in Microelectronics Assembly

Paperless Laboratory: Increased Efficiency and Traceability in Microelectronics Assembly Paperless Laboratory: Increased Efficiency and Traceability in Microelectronics Assembly Authors: James O Brien, Julie Adams, Richard Hueners Choosing an assembly company for precision wire and die attach

More information

XTSC SiCap 400µm - NiAu finishing - Assembly by soldering

XTSC SiCap 400µm - NiAu finishing - Assembly by soldering General description This document describes the attachment techniques recommended by Murata* for their XTSC silicon capacitors on the customer substrates. This document is non-exhaustive. Customers with

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Murata Silicon Capacitors - XTSC 400µm NiAu finishing Assembly by Soldering High temperature silicon capacitor. Table of Contents

Murata Silicon Capacitors - XTSC 400µm NiAu finishing Assembly by Soldering High temperature silicon capacitor. Table of Contents Table of Contents Table of Contents...1 Introduction...2 Handling precautions and storage...2 Pad opening...3 Process Flow...5 Solder print material and stencil printing recommendations...6 Pick and Place...7

More information

FOR OFFICIAL USE ONLY

FOR OFFICIAL USE ONLY REVISION RECORD REV DESCRIPTION DATE 0 INITIAL RELEASE 10/05/10 CAUTION: ELECTROSTATIC DISCHARGE SENSITIVE PART REVISION PAGE NO. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 INDEX REVISION 0 0 0 0 0 0 0 0 0 0

More information

Thermal Analysis of High Power Pulse Laser Module

Thermal Analysis of High Power Pulse Laser Module Thermal Analysis of High Power Pulse Laser Module JinHan Ju PerkinElmer Optoelectronics Salem MA 01970 Abstract Thermal management is very critical in laser diode packaging, especially for a high power

More information

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction 3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction Gilbert Lecarpentier*, Jean-Stéphane Mottet* SET S.A.S. (Smart Equipment Technology), 131 Impasse Barteudet, 74490

More information

Aluminum Silicon Carbide (AlSiC) for Advanced Microelectronic Packages

Aluminum Silicon Carbide (AlSiC) for Advanced Microelectronic Packages Aluminum Silicon Carbide (AlSiC) for Advanced Microelectronic Packages Mark Occhionero, Richard Adams, Kevin Fennessy, and Robert A. Hay Ceramics Process Systems, Corp. Chartley, MA 02712 Abstract Aluminum

More information

WBSC Wire Bonding vertical Silicon Capacitor

WBSC Wire Bonding vertical Silicon Capacitor WBSC Wire Bonding vertical Silicon Capacitor Rev 4.0 Key Features Key Applications Wire bondable vertical capacitors Physical parameters: - Various sizes: from 0101 to 0805 format - Substrate: Silicon

More information

Processor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System

Processor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System Processor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System Chris G. Macris, Thomas R. Sanderson, Robert G. Ebel, Christopher B. Leyerle Enerdyne Solutions,

More information

Sealing optical fibers without metallization: design guidelines

Sealing optical fibers without metallization: design guidelines Sealing optical fibers without metallization: design guidelines Raymond L. Dietz* Diemat, Inc., 19 Central St., Byfield, MA 01922 ABSTRACT This paper describes an alternative way of sealing an optical

More information

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Advanced Packaging Business Development Asia Introduction to Fan-Out WLP Introduction World of mobile gadgetry continues to rapidly evolve

More information

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

System in Package: Identified Technology Needs from the 2004 inemi Roadmap System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It

More information

Plasma for Underfill Process in Flip Chip Packaging

Plasma for Underfill Process in Flip Chip Packaging Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015

More information

Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics

Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics Michael Girardi, Daric Laughlin, Philip Abel, Steve Goldammer, John Smoot NNSA s Kansas City Plant managed by Honeywell

More information

Design for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*

Design for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau* Page 1 of 9 Design for Plastic Ball Grid Array Solder Joint Reliability The Authors S.-W. R. Lee, J. H. Lau* S.-W. R. Lee, Department of Mechanical Engineering, The Hong Kong University of Science and

More information

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and

More information

Die Bonder. Flip Chip Bonder Die Sorter

Die Bonder. Flip Chip Bonder Die Sorter Die Bonder Flip Chip Bonder Die Sorter T-6000-L/G Precision Die Attach Equipment with the most level of flexibility and customization T-6000-L T-8000-G T-6000-L/G Flexible High Precision Automatic Die

More information

AlSiC for Optoelectronic Thermal Management and Packaging Designs

AlSiC for Optoelectronic Thermal Management and Packaging Designs for Optoelectronic Thermal Management and Packaging Designs Mark A. Occhionero, Richard W. Adams, Dave Saums Ceramics Process Systems Chartley, MA 02712-0338 Abstract Aluminum silicon carbide () metal

More information

PLASMA TREATMENT OF X-Wire. Insulated Bonding Wire

PLASMA TREATMENT OF X-Wire. Insulated Bonding Wire PLASMA TREATMENT OF X-Wire Insulated Bonding Wire Application Note Published by: March Plasma Systems www.marchplasma.com and Microbonds Inc. www.microbonds.com 2007 Microbonds Inc. and March Plasma Systems

More information

Flip Chip Challenges

Flip Chip Challenges Flip Chip Challenges By: Steve Bezuk, PH.D. General Manager, Applied Technology Development and Flip Chip Kyocera America, Inc. Introduction Flip Chip packaging has seen an explosive growth in recent years.

More information

DIE SERVICES AND VALUE ADD

DIE SERVICES AND VALUE ADD 545 VALUE ADD SERVICES DIE SERVICES AND VALUE ADD Teledyne Cougar offers a complete portfolio of Value Add and High Reliability services, including die upscreening, sorting, testing, packaging, binning,

More information

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE

ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE ABLEBOND 84-1LMISR4 ELECTRICALLY CONDUCTIVE DIE ATTACH ADHESIVE DESCRIPTION Ablebond 84-1LMISR4 electrically conductive die attach adhesive has been formulated for use in high throughput, automatic die

More information

ATSC Automotive Grade Silicon Capacitors

ATSC Automotive Grade Silicon Capacitors ATSC Automotive Grade Silicon Capacitors Rev 1.1 Key Features Qualified according to AEC-Q100 Ultra long life @ 200 C High stability of capacitance value: Temperature

More information

Selection and Application of Board Level Underfill Materials

Selection and Application of Board Level Underfill Materials Selection and Application of Board Level Underfill Materials Developed by the Underfill Materials Design, Selection and Process Task Group (5-24f) of the Assembly and Joining Committee (5-20) of IPC Supersedes:

More information

For MIL-STD-981 inductors or transformers, Class B lot control applies, see Para. 5.1 for requirements.

For MIL-STD-981 inductors or transformers, Class B lot control applies, see Para. 5.1 for requirements. 1026-1628 R 2 OF 7 NTS A 1.0 PURPOSE: The purpose of this document is to define the requirements for procurement of passive elements (resistors, resistor networks, thickfilm substrates, thinfilm substrates,

More information

Dam and Fill Encapsulation for Microelectronic Packages

Dam and Fill Encapsulation for Microelectronic Packages Dam and Fill Encapsulation for Microelectronic Packages Steven J. Adamson, Christian Q. Ness Asymtek 2762 Loker Avenue West Carlsbad, CA 92008 Tel: 760-431-1919; Fax: 760-930-7487 Email: info@asymtek.com;

More information

This procedure shall apply to all microcircuit elements and semiconductors as follows:

This procedure shall apply to all microcircuit elements and semiconductors as follows: 1019-1618 V 2 OF 7 NTS A 1.0 PURPOSE: The purpose of this document is to define the supplier requirements of all procured microcircuit elements (Integrated Circuits) and semiconductor elements (diodes,

More information

Selective Flux Jetting Plays Key Role In the Optimization of Process Results For Advanced Packaging Applications

Selective Flux Jetting Plays Key Role In the Optimization of Process Results For Advanced Packaging Applications Selective Flux Jetting Plays Key Role In the Optimization of Process Results For Advanced Packaging Applications Written for Advanced Packaging By Fabio Okada Over the past few years, many new production

More information

TN1171 Technical note

TN1171 Technical note TN1171 Technical note Description of UFDFPN5, UFDFPN8 and WFDFPN8 for STMicroelectronics EEPROMs and recommendations for use Introduction This document describes the following Dual Flat No-Lead Package

More information

Global Supplier. of Soldering. and Brazing. Preforms

Global Supplier. of Soldering. and Brazing. Preforms Global Supplier of Soldering and Brazing Preforms www.ametekmetals.c Responding quickly, precisely and efficiently to our customers needs Yes, we do. Our primary business at Coining is the fabrication

More information

Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.

Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H. Page 1 of 9 Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* The Authors S.-W. Lee, J.H. Lau** S.-W. Lee, Center for Advanced Engineering

More information

HTSC SiCap 400µm - NiAu finishing - Assembly by soldering

HTSC SiCap 400µm - NiAu finishing - Assembly by soldering General description This document describes the attachment techniques recommended by Murata* for their HTSC silicon capacitors on the customer substrates. This document is non-exhaustive. Customers with

More information

LPSC SiCap 100µm NiAu finishing - Assembly by soldering

LPSC SiCap 100µm NiAu finishing - Assembly by soldering General description This document describes the attachment techniques recommended by Murata* for their LPSC silicon capacitors on the customer substrates. This document is non-exhaustive. Customers with

More information

DITF ToolKit 1. Standard Substrate Sizes (selected at the factory for optimum process)

DITF ToolKit 1. Standard Substrate Sizes (selected at the factory for optimum process) DITF ToolKit 1 DITF Toolkit Substrates Common Substrate Materials Alumina (99.5% min) єr = 9.9 Tan d = 1.5 x10-4 Aluminum Nitride (K170) єr = 8.9 Tan d = 2.0 x10-3 Beryllia (99.5%) єr = 6.7 Tan d = 3.0

More information

PRODUCT/PROCESS CHANGE NOTICE (PCN)

PRODUCT/PROCESS CHANGE NOTICE (PCN) PCN #: A-0312-02 DATE: 12/5/2003 MEANS OF DISTINGUISHING CHANGED DEVICES: Product Affected: SSOP package family Product Mark (see attachment for affected part #s). Back Mark Date Code Lot Number will have

More information

Photonics made in jena. Micro-Assembly and

Photonics made in jena. Micro-Assembly and Photonics made in jena Fraunhofer Institute for Applied Optics and Precision Engineering Micro-Assembly and System Integration 2 www.iof.fraunhofer.com Solutions with Light Expertise in Optical System

More information

OUR SPECIALTY OUR SCOPE. We specialize in the design and manufacture of thick-film hybrid microcircuits and custom packagings.

OUR SPECIALTY OUR SCOPE. We specialize in the design and manufacture of thick-film hybrid microcircuits and custom packagings. OUR SPECIALTY We specialize in the design and manufacture of thick-film hybrid microcircuits and custom packagings. OUR SCOPE We serve the global market, catering to the specific needs of a broad range

More information

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS

More information

PCB ASSEMBLY PROCESS DEVELOPMENT AND CHARACTERIZATION OF 0.3MM µcsp PACKAGES

PCB ASSEMBLY PROCESS DEVELOPMENT AND CHARACTERIZATION OF 0.3MM µcsp PACKAGES PCB ASSEMBLY PROCESS DEVELOPMENT AND CHARACTERIZATION OF 0.3MM µcsp PACKAGES Wu WeiPing (Jonathan), Restyfonte Familara, L.M. Lim, Mohd Yusuf 1 Girish Wable 2 Jabil 1 Penang, Malaysia 2 St. Petersburg,

More information

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,

More information

10 Manor Parkway, Suite C Salem, New Hampshire

10 Manor Parkway, Suite C Salem, New Hampshire Micro-Precision Technologies (MPT) is an independent manufacturer of hybrid integrated circuits, multichip modules, and high-precision thick film substrates for the military, medical, avionics, optoelectronics,

More information

Contamination on. Semiconductor Assembly: A Failure Analysis Perspective BY JONATHAN HARRIS, CMC LABORATORIES, INC.

Contamination on. Semiconductor Assembly: A Failure Analysis Perspective BY JONATHAN HARRIS, CMC LABORATORIES, INC. The Impact of Plated Layer Contamination on Semiconductor Assembly: A Failure Analysis Perspective BY JONATHAN HARRIS, CMC LABORATORIES, INC. In the world of both package and board level assembly, the

More information

Lead Free, Zero Shrink, Substrate Bonded LTCC System

Lead Free, Zero Shrink, Substrate Bonded LTCC System Lead Free, Zero Shrink, Substrate Bonded LTCC System R.L. Wahlers, A.H. Feingold and M. Heinz Electro-Science Laboratories, 416 E. Church Rd., King of Prussia, PA, 19406 Abstract Previous papers have reported

More information

Rockwell R RF to IF Down Converter

Rockwell R RF to IF Down Converter Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Thermal Management for FPGAs

Thermal Management for FPGAs Thermal Management for FPGAs February 2007, v1.1 Application Note 358 Introduction As IC process geometries shrink and FPGA densities increase, managing power becomes increasingly difficult. The dilemma

More information

Beam Lead Device Bonding to Soft Substrates. Application Note 993

Beam Lead Device Bonding to Soft Substrates. Application Note 993 Beam Lead Device Bonding to Soft Substrates Application Note 993 Introduction The hard gold surface on standard PC boards combined with soft substrate materials makes it almost impossible to successfully

More information

CGA TRENDS AND CAPABILITIES

CGA TRENDS AND CAPABILITIES As originally published in the SMTA Proceedings. CGA TRENDS AND CAPABILITIES Marti McCurdy Silicon Turnkey Solutions Milpitas, CA, USA MMcCurdy@sts-usa.co Isabel de Sousa, Robert Martel and Alain Lessard

More information

Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die.

Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan

More information

NTC Thermistors. Mounting instructions. Date: January 2018

NTC Thermistors. Mounting instructions. Date: January 2018 NTC Thermistors Mounting instructions Date: January 2018 EPCOS AG 2018. Reproduction, publication and dissemination of this publication, enclosures hereto and the information contained therein without

More information

Flip Chip Assembly is as Easy as 1, 2, 3

Flip Chip Assembly is as Easy as 1, 2, 3 Flip Chip Assembly is as Easy as 1, 2, 3 Reliable estimates put total flip chip production volume at over one billion units for 2000. Most are being used today in low-priced consumer products, such as

More information

EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2006/23

EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2006/23 (19) Europäisches Patentamt European Patent Office Office européen des brevets (12) EUROPEAN PATENT APPLICATION (11) EP 1 667 226 A2 (43) Date of publication: 07.06.06 Bulletin 06/23 (1) Int Cl.: H01L

More information

PCB Land Pattern Design and Surface Mount Guidelines for MicroFET Packages

PCB Land Pattern Design and Surface Mount Guidelines for MicroFET Packages Application Note 7525 August 2001 PCB Land Pattern Design and Surface Mount Guidelines for MicroFET Packages Scott Pearson (Fairchild Semiconductor), Jim Benson (Intersil Corporation) Introduction Fairchild

More information

XBSC/UBDC/UBSC/BBSC/ULSC 100 µm & 400 µm - Assembly by soldering

XBSC/UBDC/UBSC/BBSC/ULSC 100 µm & 400 µm - Assembly by soldering Assembly by soldering General description This document describes the attachment techniques recommended by Murata* for their pre-bumped and un-bumped silicon capacitors on the customer substrates. This

More information

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Analog Devices ADSP KS-160 SHARC Digital Signal Processor Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,

More information

By Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany

By Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany INTRODUCTION Modern microelectronic products require packages that address the driving forces of reduced size and weight, as well as increased performance at high frequencies. Flipchip and direct chip

More information

Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance

Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance Sasanka L. Kanuparthi, Jesse E. Galloway and Scott McCann Amkor Technology 1900 S Price Rd, Chandler, AZ, USA, 85286 Phone: (480)

More information

Murata Silicon Capacitors - LPSC 100µm NiAu finishing Assembly by Soldering. Table of Contents

Murata Silicon Capacitors - LPSC 100µm NiAu finishing Assembly by Soldering. Table of Contents Table of Contents Table of Contents...1 Introduction...2 Handling precautions and storage...2 Pad opening...3 Process Flow...5 Solder print material and stencil printing recommendations...6 Pick and Place...7

More information

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape Beam Leads The vast majority of chips are intended for connection with thermosonic bonds: all other methods require some modification to the wafer. As early as 1972, Jordan described three gang-bonding

More information

UBSC/ULSC 60 + GHz Ultra Broadband Silicon Capacitors Surface Mounted

UBSC/ULSC 60 + GHz Ultra Broadband Silicon Capacitors Surface Mounted Rev 2.5 UBSC/ULSC 60 + GHz Ultra Broadband Silicon Capacitors Surface Mounted Key Features Ultra broadband performance up to 60 + GHz Resonance free Phase stability Ultra high stability of capacitance

More information

Assembly of Mechanically Compliant Interfaces between Optical Fibers and Nanophotonic Chips

Assembly of Mechanically Compliant Interfaces between Optical Fibers and Nanophotonic Chips Assembly of Mechanically Compliant Interfaces between Optical Fibers and Nanophotonic Chips T. Barwicz, Y. Taira, H. Numata, N. Boyer, S. Harel, S. Kamlapurkar, S. Takenobu, S. Laflamme, S. Engelmann,

More information

Intel Pentium Processor W/MMX

Intel Pentium Processor W/MMX Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

Thin Film Circuit Substrate(RUSUB TM )

Thin Film Circuit Substrate(RUSUB TM ) Note Please read rating and CAUTION (for storage, operating, rating, soldering, mounting and handling) in this catalog to prevent smoking and/or burning, etc. Thin Film Circuit Substrate(RUSUB TM ) RU

More information

Material based challenge and study of 2.1, 2.5 and 3D integration

Material based challenge and study of 2.1, 2.5 and 3D integration 1 Material based challenge and study of 2.1, 2.5 and 3D integration Toshihisa Nonaka Packaging Solution Center R&D Headquarters Hitachi Chemical Co., Ltd., Sep. 8, 2016 Hitachi Chemical Co., Ltd. 2010.

More information

BONDING, POTTING, WELDING

BONDING, POTTING, WELDING 40-60 Delaware St. BONDING, POTTING, WELDING Part No. PR303 - INDEX- : 5/17/05 This Quality Standard applies unless otherwise specified by drawing or specification. PAGE 1 : INDEX PAGE 2 : DEFINITIONS

More information

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding

More information

SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS

SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS Application Note AN-40-014 SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS DATE ISSUED: January 4, 2012 AN-40-014 Rev.: A M150261 (04/14/15) File: AN40014.doc Page 1 of 10 1.0 Introduction Mini-Circuits

More information

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges

More information

Quality and Reliability Report

Quality and Reliability Report Quality and Reliability Report Product Qualification MASW-007921 2mm 8-Lead Plastic Package QTR-0148 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax: (978)

More information

Packaging Design for Lawrence Berkeley National Laboratory High Resistivity CCDs

Packaging Design for Lawrence Berkeley National Laboratory High Resistivity CCDs Packaging Design for Lawrence Berkeley National Laboratory High Resistivity CCDs R. J. Stover a*, W. E. Brown a, L. B. Robinson a, D. K. Gilmore a, M. Wei a, C. Lockwood a a University of California Observatories/Lick

More information

Low Cost Flip Chip Bumping

Low Cost Flip Chip Bumping Low Cost Flip Bumping Thomas Oppert, Thorsten Teutsch, Elke Zakel Pac Tech Packaging Technologies GmbH Am Schlangenhorst 15 17 D-14641 Nauen, Germany Phone: +49 (0)3321/4495 0 Fax: +49 (0)3321/4495 23

More information

Imagine. Innovative Thermally Conductive Silicone Solutions. Selection Guide. Enhancing the Performance and Reliability of Your PCB System Assemblies

Imagine. Innovative Thermally Conductive Silicone Solutions. Selection Guide. Enhancing the Performance and Reliability of Your PCB System Assemblies PCB and Systems Assembly Selection Guide Innovative Thermally Conductive Silicone Solutions Enhancing the Performance and Reliability of Your PCB System Assemblies Imagine Image FPO Image FPO Heat Is the

More information