WP7 JRA2 JRA2 Research on High Precision Manufacturing. Investigation of optimum NIL stamp fabrication method to copy sub-10 nm BCP features
|
|
- Calvin Clark
- 5 years ago
- Views:
Transcription
1 DELIVERABLE REPORT WP7 JRA2 JRA2 Research on High Precision Manufacturing D7.1 Investigation of optimum NIL stamp fabrication method to copy sub-10 nm BCP features M18 NFFA-Europe has received funding from the EU's H2020 framework programme for research and innovation under grant agreement n
2 PROJECT DETAILS PROJECT ACRONYM NFFA-Europe GRANT AGREEMENT NO: PROJECT TITLE NANOSCIENCE FOUNDRIES AND FINE ANALYSIS - EUROPE FUNDING SCHEME RIA - Research and Innovation action START DATE 01/09/2015 WP DETAILS WORK PACKAGE ID WP7 WORK PACKAGE TITLE JRA2 Research on High Precision Manufacturing WORK PACKAGE LEADER Christian David (PSI) DELIVERABLE DETAILS DELIVERABLE ID DELIVERABLE TITLE D7.1 Investigation of optimum NIL stamp fabrication method to copy sub-10 nm BCP features DELIVERABLE DESCRIPTION The focus of the deliverable is analysis of different approaches in fabrication of nanoimprint stamps for a reliable replication of sub-10 nm features. It includes EBL-based patterning and BCP-lithography, copying of hard Si stamps into intermediate polymer working stamps and evaluation of high-resolution pattern transfer into a substrate by RIE, ALD or other techniques. One of the outcomes of the work should be a recommendation regarding the best methods of NIL stamp fabrication with feature sizes below 10 nm. EXPECTED DATE M18 28/02/ AUTHOR(S) Ivan Maximov, Mariusz Graczyk (Lund University, Sweden) Andrea Cattoni, Dominique Mailly (C2N, France) Benedikt Rösner, Christian David (PSI, Switzerland) PERSON RESPONSIBLE FOR THE DELIVERABLE Christian David (PSI) NATURE R - Report DISSEMINATION LEVEL P - Public PP - Restricted to other programme participants & EC: RE - Restricted to a group CO - Confidential, only for members of the consortium ESTIMATED INDICATIVE PERSONMONTHS (Specify) (Specify) 2
3 REPORT DETAILS ACTUAL SUBMISSION DATE 08/02/2017 hh.mm AM FOR MORE INFO PLEASE CONTACT Ivan Maximov (Lund University) NUMBER OF PAGES 15(right-click and select update the field ) Tel ivan.maximov@ftf.lth.se Version Date Author(s) Description / Reason for modification Status 0 03/02/17 Ivan Maximov Draft /02/17 Ivan Maximov Revision /02/17 Ivan Maximov Revision Choose an item. Choose an item. Choose an item. Choose an item. Contents Executive Summary 4 1. Introduction 4 2. Nanoimprint process and NIL stamp fabrication methods Standard IPS-STU process and its limitations EBL-based fabrication of Si master stamps Negative stamps Positive stamps BCP-approach for master stamp fabrication 9 3. Results and discussion Polymer stamps from the negative masters Polymer stamps from the positive masters Method A Method B Conclusions/Outlook 14 References 15 3
4 Executive Summary We studied different approaches in fabrication of nanoimprint stamps with ultra-high resolution in the 10 nm range and compared their performance. As the main method of nanoimprint replication we used a combined thermal and UV-imprint process with optimum conditions and materials to demonstrate 20 nm pattern transfer to silicon oxide substrate. Negative master stamps are preferred as they require a single replication step to make intermediate polymer stamp (IPS). Electron beam lithography and reactive ion etching have a decisive role to produce a master stamp with sufficiently sharp shapes required for sub-10 nm resolution during the replication of the IPS. A reliable pattern transfer into a hard substrate depends critically on thickness of the residual layer after nanoimprint. 1. Introduction The current deliverable is a part of the efforts of the Task 7.2 Development of pattern transfer and replication techniques and sub-task Replication of nanostructures on the sub-10 nm level with participation of LUND, CNRS (now C2N) and PSI. Nanoimprint lithography (NIL) was used in the current work to demonstrate the replication resolution and limitations of pattern transfer from NIL stamp into substrate. NIL is generally recognised as a high-resolution, high- Figure 1: Schematic illustration of Nanoimprint Lithography (NIL) and pattern transfer steps [1]. throughput lithographic method [1], which allows parallel replication of features with sizes of few nanometers or less over wafer-scale areas, Figure 1. Since nanoimprint is a generic replication technique, where the stamp features are copied into a suitable thermoplastic or UV-sensitive polymer, its performance entirely depends on the stamp properties. This is especially true for the ultra-high resolution (10 nm or less) of nanoimprint process, when methods of NIL stamp fabrication can determine the final results. In the present work we focused on investigation of different approaches of NIL stamp fabrication to realise stamp features of the order of 10 nm and on analysis of imprint experiments. The master stamp patterning was made by high-resolution electron beam lithography (EBL) or block copolymer (BCP) lithography combined with dry etching. Intermediate working stamps were produced by a replication from the master originals. Of special interest was a capability of the imprint process to transfer the ultra-high resolution pattern not only into a resist layer, but also into the underlying 4
5 hard substrate. For this purpose, we used such complimentary techniques, e.g. reactive ion etching (RIE), plasma ashing, lift-off and others. 2. Nanoimprint process and NIL stamp fabrication methods 2.1 Standard IPS-STU process and its limitations All nanoimprint experiments were performed in Lund using a 6-inch imprinter from Obducat AB, Sweden. The nanoimprint technique we used was based on a standard IPS-STU (Intermediate Polymer Stamp - Simultaneous Thermal and UV-imprint) technology [2], illustrated in Figure 2. Figure 2: The basic principle of Obducat s IPS-STU technology [2]. In the present work we used the master stamps made by EBL and RIE. To avoid problems with bending of sub-100 nm stamp features, typical for the standard IPS material, we used commercially available OrmoStamp polymer for replication of IPS. The IPS-STU process, where the polymer stamp is used only once, provides very good control of the imprint due to the low defectivity and flexibility of the polymer film, which can compensate some imperfections of the substrate, e.g. waviness and the presence of particles. However, we found that for feature sizes below 100 nm the mechanical stability of the standard IPS material is not sufficient for a defect-free pattern replication. In addition, the hot embossing process of replication of the IPS from the Ni master stamp (T=160 o C, P=50 bar, t=120 s) may lead to defective shape of the features in the polymer material, that result in transfer of defects into the resist and substrate, Figure 3. Insufficient mechanical stability of the standard IPS material during the simultaneous thermal and 5
6 Figure 3: SEM images of IPS surface after the hot embossing process (T=160 o C, P=50 bar, t=120 s). Arrays of pillars with diameter <100 nm after separation from the Ni master stamp: the left image shows good structures, while the right image, taken at the edge of the stamp, illustrates the defective structures with smaller height and some bending of the pillars. UV-imprint (STU) imprint in combination with imperfection in the IPS thermal replication process often results in distortions in imprinted features in the resist. Figure 4 illustrates this by showing elongated circles after a standard IPS-STU process in a double-layer LOR/TU2 resist, O 2-plasma ashing, evaporation of 30 nm thick Au layer and lift-off. The Ni master stamp had 100 nm holes separated by a distance of 1 µm, which produced corresponding pillars in the IPS replica. Relatively long distance between the pillars and their small diameter resulted in their bending leading to the observed elongated shape of the Au dots. Our experiments using other Ni master stamps with holes nm diameter and a smaller pitch of 0.5 µm indicated no significant bending effects after the imprint process with identical conditions. The above-mentioned experiments showed a limited stability of the standard IPS-material for imprinting <100 nm features and led us to two conclusions: (1) the IPS replication must be performed using a low temperature UV-process and (2) material of the IPS replica must be mechanically more stable as compared to a standard IPS-polymer in order to avoid deformation of the stamp features. Figure 4: An example of elongation of the resulting Au dots after STU-imprint using an IPS with 100 nm pillars separated by a pitch of 1 µm. Small diameter of the pillars and large distance between them resulted in elongated shape of the holes in LOR/TU2 double layer resist. The final Au dots are somewhat larger than 100 nm due the oxygen plasma ashing step. Direct use of hard stamps (e.g. EBL-patterned Si wafers or electroplated Ni foils) was not seriously considered in the current project due to the following limitations: (1) high manufacturing price, (2) thermal NIL process only, (3) difficulties of stamp separation. At the same time Si master stamps 6
7 were tested in thermal nanoimprint experiments to demonstrate high-resolution pattern transfer into a resist layer. 2.2 EBL-based fabrication of Si master stamps High-resolution electron beam lithography (EBL) was used for fabrication of Si stamps, which served as master stamps to produce IPS copies used in our nanoimprint experiments. In order to achieve high resolution in nanoimprint lithography (of the order of 10 nm), the polymer stamp must be of positive polarity, i.e. to have pillars or other features sticking from its surface. Such positive stamp will displace a small amount of resist during the imprint process, making it easier to replicate the sub-10 nm features. This means that the Si master stamp must have a negative polarity with holes or other cavities made in the substrate. Fabrication of such stamp is much more challenging task, as it involves high-resolution reactive ion etching or other methods of material removal. However, the positive Si stamps can be used to make positive IPS copies, which are replicated twice, IPS to IPS. In the current project we have used both approaches to evaluate their applicability in the sub- 10 nm pattern transfer Negative stamps The negative Si master stamps (ISOBEL samples) were made by EBL-exposure in Lund, using a 50 kv Voyager (Raith GmbH) EBL tool and a high-precision reactive ion etching (RIE) process at C2N, France. Positive tone resist was used during the EBL-exposure and as a mask in the RIE process. The pattern included lines 1000, and 50 nm wide and hexagonal array of holes with diameter of nm and pitch of 1 µm. After the etching, the resist residues were removed by oxygen plasma and the Si stamp was treated in Fiji F200 atomic layer deposition (ALD) tool to create antisticking layer consisting of 0.4 nm Al 2O 3 layer and a FDTS monolayer. The main purpose of this negative stamp was to test an alternative polymer (OrmoStamp [3]) in the new IPS replication process Positive stamps The positive Si master stamps were patterned using 100 kv EBL tools at PSI, Switzerland and C2N, France. In both cases, negative tone HSQ resist spin-coated on a 2-inch Si wafer was used for the EBL exposure. Arrays of lines with different widths and dots were produced on the substrate. To save the EBL-exposure time, only small areas were patterned in the EBL, an example of such patterning, including marks (crosses) to find the objects is shown in Figure 5. We used two different approaches to make the Si master stamps: Method A, used by PSI: exposure of sufficiently thick (at least 30 nm) HSQ resist and its development to create pillars and ridges with lateral size of nm, that can be used directly for their replication in IPS. In this approach HSQ converts into a stable SiO x after e-beam exposure and development in AZ351. The master stamp thus consists of Si substrate and silicon oxide features made on top of Si. Method B, used by C2N: the HSQ resist was EBL-exposed and developed to make SiO x masks 8-20 nm in lateral size for RIE of Si substrate. The additional RIE step in a F-based chemistry allowed us to control the height of the features by adjusting the etching time. After silicon oxide mask removal (an option), the NIL stamp consists entirely of Si. Regardless of technology, the master stamps were later subjected to antisticking treatment using ALD-deposited Al oxide layer and FDTS monolayer coverage. This treatment was performed in Lund prior to the nanoimprint replication experiments. 7
8 Cross, 500 µm, linewidth 10 µm Cross, 200 µm, linewidth 5 µm Cross, 100 µm, linewidth 2 µm EBL exposure area, 500x500 µm 2 Figure 5: Schematic of one of the layouts for EBL exposure at PSI, Switzerland. The total exposure area used during the EBL patterning was 500x500 µm 2, these four high-resolution exposure fields were placed in the center of squares 5x5 mm 2, containing a number of crosses for easy identification of exposure fields. Figure 6: SEM images of SiO x lines and dots made by 100 kv EBL at PSI, Switzerland (Method A). The HSQ resist features were exposed with the beam current of 500 pa and 200 µm aperture for the line structures, while the dots were formed by 5 na beam current, 200 µm aperture and step size corresponding to the desired pitch. 8
9 Figure 7: SEM images of Si pillars with diameter of 8 nm and pitch 40 nm made by 100 kv EBL and RIE at C2N, France (Method B). Pillars with diameter up to 20 nm and pitches of 30 and 50 nm were also produced. EBL conditions: HSQ 2% 2500 rpm, no baking, exposure: single spot mode, 2.5 na, development: AZ400K (1:3) 20s; post-annealing: 15 min at 430 C. The RIE conditions: SF 6/CHF 3, work P=7 mtorr, power: 15 W, bias: 175V (typical). Resulting pillars had aspect ratio of 2 and a conical shape. 2.3 BCP-approach for master stamp fabrication Ordering in block copolymers (BCP) can be used for creating regular patterns with sub-10 nm features and very small pitch (L 0), which depends on Flory-Huggins interaction parameter (χ). Figure 8 shows PS-b-PMMA BCP with L 0=35 nm: the BCP is organized in a hexagonal order with vertical 15 nm diameter PMMA cylinders. The BCP pattern can be transferred into a hard substrate by selectively removing one of the blocks and then using another polymer as e.g. etch mask. However, etch selectivity between the two blocks usually is not very high, so different methods of selective modification of one of the blocks can be used to improve the selectivity. One of such methods is called selective infiltration synthesis (SIS), that can be realized in atomic layer deposition (ALD) equipment. Exposure of PS-b-PMMA BCP to tri-methylaluminum (TMA) results in a selective reaction of TMA molecules with PMMA only, which leads to formation of Al-oxide masks, suitable to use in RIE of Si substrate [4]. Schematic illustration of this approach is shown in Figure 9. L 0 = 35 nm Figure 8: An example of ordered BCP system PS-b-PMMA, supplied by PRUAB, Barcelona, Spain. Lund University and PRUAB, Spain, work together to implement the BCP-approach within Tasks 7.2 and 7.3. One of the key issues is the stability of AlO x masks during RIE: we found that the BCP ordering breaks down after oxygen ashing or RIE, which can be explained by insufficiently deep 9
10 infiltration of TMA in polymer. Those plasma treatments may result in removal of a polymer layer under the Al oxide mask, leading to its movement on the Si surface. This effect is especially strong in BCP with vertial cylinders, as they are separated from each other and less stable compared to lamella or finger-print structures. PS-b-PMMA self assembly Al 2 O 3 Infiltration PS selective etching Pattern transfer to Si Figure 9: The basic principle of selective infiltration synthesis (SIS) to create stable Al-oxide masks for pattern transfer from BCP into Si substrate. Figure 9b: Infiltrated PS-b-PMMA (sample L30 from PRUAB, Barcelona, Spain). The SIS process is not optimized yet: the infiltration results in formation of unwanted dots in the PS-block (white dots in the black background, the right image). 3. Results and discussion As mentioned earlier, one of the key obstacles in the IPS-STU imprint process to reach high resolution was insufficient mechanical stability of the standard polymer used in IPS technology. Bending of the sub-100 nm polymer features during the imprint process severely limits the resolution of the imprint process, making it impossible to produce features of the order of nm. So we developed a new IPS process, that is based on a commercially available OrmoStamp polymer [3] and compared NIL stamps made by various methods in terms of their performance. 10
11 3.1 Polymer stamps from the negative masters Negative Si master stamps (ISOBEL series) were used for replication into OrmoStamp polymer using a room temperature process and UV-flood exposure for 120 s in Suss MJB4 contact mask aligner. After removal of the glass plate with OrmoStamp and separation of the Si master, the polymer stamp is baked at a hot plate to make it more stable. Prior to use, the OrmoStamp IPS must be anti-stick treated using the above-mentioned procedure. Figure 10 shows the results of the replication from the negative ISOBEL master into the OrmoStamp polymer: no bending of the structures as small as 50 nm has been observed after separation of master and polymer. This IPS was used to transfer the patterns into the standard TU7 resist normally used in combination with LOR layer in the well-established NIL lift-off process. Since the OrmoStamp is transparent in UV-region down to 300 nm [3], we used a modified UV-STU process using 150 nm thick TU7 resist spin-coated on SiO 2/Si substrate, for the imprint experiments. Replication of both 50 nm wide lines and nm diameter pillars to TU7 resist was of high fidelity. After the imprint and separation of the stamp from the substrate, the TU7 resist residues were ashed away in an oxygen plasma followed by a CHF 3/CF 4 RIE of SiO 2 for pattern transfer into the silicon oxide, Figure 11. Figure 10: SEM images of OrmoStamp IPS surface showing 50 nm wide lines (left) and nm diameter pillars. No signs of bending have been observed on the polymer stamp, as compared to the standard IPS material. Figure 11: Images of the imprinted 80 nm diameter pillars into TU7 resist (left) and top SEM view of the etched silicon oxide layer using TU7 as the etch mask and F-based RIE process (right). The TU7 resist was removed after the etching process. The pattern transfer from the OrmoStamp to SiO 2 was performed with high quality. 11
12 The results obtained with OrmoStamp IPS fabricated from the negative Si master stamps showed a successful imprint to TU7 resist layer and good pattern transfer in silicon dioxide with resolution of 50 nm. Compared to the standard IPS material, the OrmoStamp polymer delivered much better results during imprint into TU7 resist. Also, a single replication process is a big advantage for the negative master, since it minimizes the number of generated defects. However, fabrication of a negative Si master with holes or other structures can be a challenge, since it requires very high quality reactive ion etching to make holes with size of the order of nm. One of the crucial parameters can be an aperture effect in RIE, which may lead to different etch depth for features of different sizes during the fabrication of the negative master stamp. 3.2 Polymer stamps from the positive masters Positive Si master stamps are much easier to fabricate with sub-10 nm resolution, both using Methods A and B (see section 2.2.2). At the same time, replication of the intermediate polymer stamp in a correct polarity requires a two-step IPS process, which may limit the resolution of the imprint and create additional defects Method A The SEM images of the positive Si master made using direct exposure of HSQ-negative tone e-beam resist are shown in Figure 6. Figure 12 illustrates the first copy of the Si master into the OrmoStamp polymer with 20 nm features, both lines and pillars. The replication conditions were similar to the replication of the negative stamps described earlier in section 3.1. Figure 12: The first OrmoStamp replication of the positive master stamp fabricated using EBL exposure of HSQ (PSI). The 20 nm wide lines and holes are successfully replicated, although some defects are visible (e.g. discontinuity of the lines and cracks between the holes due to incomplete filling of the polymer). The HSQ resist is known to have adhesion problems at some surfaces and although we used Si, which works reasonably well with this resist, after the first replication, some of the SiO x pillars were broken, as illustrated in Figure 13, left. The length of the broken pillars was about the same, that confirms the assumption that they were cut at the bottom, probably during the separation from the IPS film. The broken pillars can probably be removed from the OrmoStamp surface by an HFsolution, but the Si master can no longer be used. The HSQ-defined pillars have good aspect ratio and sharp edges, which contribute to successful replication of lines and pillars to the IPS with resolution of at least 20 nm. At the same time, as expected, the second IPS-IPS copy accumulates even more defects, see Figure 13, right. 12
13 For pattern transfer a second copy of the OrmoStamp with 20 nm grating has been imprinted into 52 nm thick TU7 later to test the pattern transfer. The TU7 resist was imprinted at 65 C and pressure of 20 bar with UV-illumination to cross-link the resist. After separation of the IPS stamp and substrate, the TU7 resist was ashed in O 2-plasma to remove the polymer residues and underlaying SiO 2 layer was etched for 60 s in a RIE process at 50 mtorr, using a CHF 3/CF 4 mixture as reactive gas. The etching depth was also about 20 nm. Figure 13: Left: broken SiO x pillars after separation of OrmoStamp and Si master. Insufficiant adhesion of silicon oxide to Si substrate is believed to be the reason behind the defects. Right: a second copy (IPS-IPS) with large defect density. Note: apparent low height of the pillars is due to melting effects during SEM inspection. Figure 14: Left: top view of the OrmoStamp IPS with 20 nm wide lines and a cross-section of etched silicon dioxide using imprinted TU7 resist as an etch mask (right). The width and depth of the etched lines is about 20 nm. We have demonstrated not only a successful double replication of the positive Si master stamp into the OrmoStamp, but also a high-resolution pattern transfer of 20 nm imprinted features into SiO 2 substrate by RIE. The double replication (IPS-IPS) process, as expected, increases the defect density of the NIL stamps, but the pattern transfer worked reasonably well even for the 20 nm features. There is no reason why the same process will not work even for sub-10 nm structures Method B This approach uses SiO x mask made by e-beam exposure of HSQ, to etch Si substrate. Although it was possible to produce pillars with diameter of down to impressive 8 nm, the shape of the structures was a bit conical with an aspect ratio of about 2. A double replication process in OrmoStamp with conditions described earlier, resulted in fairly shallow pillars, with rounded corners, see Figure
14 It is clear that highly anisotropic reactive ion etching process is the key ingredient to form structures with sharp corners and high aspect ratio required for successful replication of the Si master stamps with 10 nm features. The biggest advantage of this method is its mechanical stamp stability: no adhesion issues compared to Method A. Figure 15: A second copy (IPS-IPS) of the OrmoStamp IPS with replicated pillars. Due to conical shape of the etched Si pillars, the polymeric stuctures become fairly shallow. The method, however, may produce mechanically very stable Si master stamps with long life-time. 4. Conclusions/Outlook As part of sub-task Replication of nanostructures on the sub-10 nm level, we explored some methods of nanoimprint stamp fabrication, which can potentially be used in the ultra-high resolution NIL techniques. We made succesful evaluation not only of replication of 20 nm stamp features into an imprint polymer, but also demonstrated 20 nm pattern transfer into silicon oxide layer by RIE. Below are the preliminary conclusions: 1. THE MODIFIED IPS-STU NIL PROCESS WITH ORMOSTAMP AS IPS DEMONSTRATED RESOLUTION OF 20 NM, 2. POLYMER STAMPS SHOULD BE PREFERRED BEFORE HARD STAMPS DUE TO COST AND DEFECTIVITY REASONS, 3. DOUBLE REPLICATION OF IPS FROM A POSITIVE MASTER STAMP RESULTS IN TOO MANY DEFECTS, 4. NEGATIVE STAMP WITH A WELL-DEFINED ETCHED FEATURES IS PREFERRED AS A MASTER FOR IPS, 5. HIGH-RESOLUTION DRY ETCHING PROCESS IS ONE OF THE MOST CRITICAL STEPS IN MASTER FABRICATION. As the outlook, one can mention further development of the BCP technology, where high-resolution RIE can be used for pattern transfer. Alternatively, a combination of EBL patterning, Ir ALD with Ni electroplating can be an interesting method of fabrication of high-resolution NIL stamps. In this process, the Ni-master is produced with negative polarity and the IPS working stamp will be replicated in a single process. 14
15 References [1] Schift H; Nanoimprint lithography: An old story in modern times? A review; J. Vac. Sci. Technol. B , 2008 [2] Obducat AB, Sweden, [3] Micro resist technology GmbH, Germany, [4] Cummins C, Ghoshal T, Holmes J D and Morris M A, Strategies for Inorganic Incorporation using Neat Block Copolymer Thin Films for Etch Mask Function and Nanotechnological Application; Adv Mater ,
Nanoimprinting in Polymers and Applications in Cell Studies. Albert F. YEE Chemical Engineering & Materials Science UC Irvine
Nanoimprinting in Polymers and Applications in Cell Studies Albert F. YEE Chemical Engineering & Materials Science UC Irvine Presentation outline Motivation Reversal imprinting Soft inkpad imprinting on
More informationVertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization
Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization Researcher: Kunbae (Kevin) Noh, Graduate Student, MAE Dept. and CMRR Collaborators: Leon Chen,
More informationProcessing guidelines
Processing guidelines mr-uvcur21 series UV-curable Polymer for UV-based Nanoimprint Lithography Characteristics mr-uvcur21 is a liquid UV-curable polymer system with low viscosity and high curing rate
More informationIntroduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials
Introduction to Micro/Nano Fabrication Techniques Date: 2015/05/22 Dr. Yi-Chung Tung Fabrication of Nanomaterials Top-Down Approach Begin with bulk materials that are reduced into nanoscale materials Ex:
More informationRIE lag in diffractive optical element etching
Microelectronic Engineering 54 (2000) 315 322 www.elsevier.nl/ locate/ mee RIE lag in diffractive optical element etching Jyh-Hua Ting *, Jung-Chieh Su, Shyang Su a, b a,c a National Nano Device Laboratories,
More informationmicro resist technology
Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 1400 ma-n 1400 is a negative tone photoresist series designed for the use in microelectronics and microsystems. The resists are
More informationMicro and nano structuring of carbon based materials for micro injection moulding and hot embossing
Micro and nano structuring of carbon based materials for micro injection moulding and hot embossing Victor Usov, Graham Cross, Neal O Hara, Declan Scanlan, Sander Paulen, Chris de Ruijter, Daniel Vlasveld,
More information纳米压印技术最新进展. Obducat Technologies AB., Sweden Gang Luo,
纳米压印技术最新进展 Obducat Technologies AB., Sweden Gang Luo, 20170711 History 2016 Launch of SINDRE Large Area 2015 Acquire Solarsemi Gmbh 2015 Awarded by NNT for Pioneering NIL into production 2014 Launch and
More informationNanoSystemsEngineering: NanoNose Final Status, March 2011
1 NanoSystemsEngineering: NanoNose Final Status, March 2011 The Nanonose project is based on four research projects (VCSELs, 3D nanolithography, coatings and system integration). Below, the major achievements
More informationSoft Lithography. Jin-Goo Park. Materials and Chemical Engineering Hanyang University, Ansan. Electronic Materials and Processing Lab.
Hanyang University Soft Lithography Jin-Goo Park Materials and Chemical Engineering Hanyang University, Ansan Electronic Materials and Processing Lab. Introduction to Soft Lithography Research Micro- Electro-
More informationCreating Greater Capacity on Smaller Spaces
Creating Greater Capacity on Smaller Spaces Manufacturability of Pattern Media Babak Heidari, Obducat, Sweden Obducat Overview Company Background Founded in 1989 Facilities in Sweden (HQ) and in Cambridge
More informationSurface Acoustic Wave fabrication using nanoimprint. Zachary J. Davis, Senior Consultant,
Surface Acoustic Wave fabrication using nanoimprint Zachary J. Davis, Senior Consultant, zjd@teknologisk.dk Center for Microtechnology & Surface Analysis Micro and Nano Technology Sensor Technology Top
More informationHYPRES. Hypres MCM Process Design Rules 04/12/2016
HYPRES Hypres MCM Process Design Rules 04/12/2016 Direct all inquiries, questions, comments and suggestions concerning these design rules and/or HYPRES fabrication to: Daniel T. Yohannes Tel. (914) 592-1190
More informationNano-imprinting Lithography Technology І
Nano-imprinting Lithography Technology І Agenda Limitation of photolithograph - Remind of photolithography technology - What is diffraction - Diffraction limit Concept of nano-imprinting lithography Basic
More informationStep and Flash Imprint Lithography for sub-100nm Patterning
Step and Flash Imprint Lithography for sub-100nm Patterning Matthew Colburn, Annette Grot, Marie Amistoso, Byung Jin Choi, Todd Bailey, John Ekerdt, S.V. Sreenivasan, James Hollenhorst, C. Grant Willson
More informationDr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205
Email: dashp@nitrkl.ac.in Office: BM-406, Mob: 8895121141 Webpage: http://homepage.usask.ca/~prd822/ MB: 205 Nonmanufacturing In continuation from last class... 2 Top-Down methods Mechanical-energy methods
More informationA Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon
A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon April 2009 A Deep Silicon RIE Primer 1.0) Etching: Silicon does not naturally etch anisotropically in fluorine based chemistries. Si
More informationA new method to fabricate micro-structured products by. using a PMMA mold made by X-ray lithography
A new method to fabricate micro-structured products by using a PMMA mold made by X-ray lithography Hiroyuki Ikeda SR center, Ritsumeikan University, 1-1-1 Noji-Higashi, Kusatsu 525-8577, Japan Abstract
More informationThin. Smooth. Diamond.
UNCD Wafers Thin. Smooth. Diamond. UNCD Wafers - A Family of Diamond Material UNCD is Advanced Diamond Technologies (ADT) brand name for a family of thin fi lm diamond products. UNCD Aqua The Aqua series
More informationMicro & nanofabrica,on
Micro & nanofabrica,on Photolitography : - contact - projec,on Electron Beam lithography (EBL) Nano imprint lithography Etching Contact Photolithography Substrate (e.g. Silicon wafer) Photoresist spinning
More informationThere are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out
57 Chapter 3 Fabrication of Accelerometer 3.1 Introduction There are basically two approaches for bulk micromachining of silicon, wet and dry. Wet bulk micromachining is usually carried out using anisotropic
More informationLecture Day 2 Deposition
Deposition Lecture Day 2 Deposition PVD - Physical Vapor Deposition E-beam Evaporation Thermal Evaporation (wire feed vs boat) Sputtering CVD - Chemical Vapor Deposition PECVD LPCVD MVD ALD MBE Plating
More informationIntegration of Block-Copolymer with Nano- Imprint Lithography: Pushing the Boundaries of Emerging Nano-Patterning Technology
Integration of Block-Copolymer with Nano- Imprint Lithography: Pushing the Boundaries of Emerging Nano-Patterning Technology April 2010 update SNL Geoff Brennecka (PI) Bruce Burckel Matt George Jack Skinner
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More information6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)
6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term 2007 By Brian Taff (Adapted from work by Feras Eid) Solution to Problem Set 2 (16 pts) Issued: Lecture 4 Due: Lecture
More informationMCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS
MCC PMGI RESISTS OFFER Sub.25µm lift-off processing Film thicknesses from 5µm Choice of resin blends for optimal undercut control High thermal stability Superior adhesion to Si, NiFe, GaAs, InP
More informationIn-Situ Monitoring of Pattern Filling in Nano-Imprint Lithography Using Surface Plasmon Resonance
Copyright 2011 American Scientific Publishers All rights reserved Printed in the United States of America Journal of Nanoscience and Nanotechnology Vol. 11, 1 6, 2011 In-Situ Monitoring of Pattern Filling
More informationPositive Photoresists
Positive Photoresists Gesellschaft für chemische Materialien spezieller Photoresistsysteme mbh Positive Photoresists map 1200 series Thick resists map 1275, map 1275 HV Unique features of the positive
More informationOptimizing spray coater process parameters
Optimizing spray coater process parameters Dr. Eleonora Storace, Florian Palitschka, Dr. Dietrich Tönnies SUSS MicroTec Lithography GmbH Germany Published in the SUSS report 01/2014 E-mail: info@suss.com
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationmicro resist technology
Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 2400 ma-n 2400 is a negative tone photoresist series designed for the use in micro- and nanoelectronics. The resists are available
More informationMetallization deposition and etching. Material mainly taken from Campbell, UCCS
Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,
More informationSub-5 nm Structures Process Development and Fabrication Over Large Areas
A S Jugessur,, 2017, 1:1 SciFed Nanotech Research Letters Research Article Open Access Sub-5 nm Structures Process Development and Fabrication Over Large Areas * A S Jugessur * University of Iowa Microfabrication
More informationPhotolithography I ( Part 2 )
1 Photolithography I ( Part 2 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science
More informationProcessing guidelines. Negative Tone Photoresist Series ma-n 2400
Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 2400 ma-n 2400 is a negative tone photoresist series designed for the use in micro- and nanoelectronics. The resists are available
More informationMold Fabrication for 3D Dual Damascene Imprinting
Nanoscale Res Lett (2010) 5:545 549 DOI 10.1007/s11671-010-9540-2 SPECIAL ISSUE ARTICLE Mold Fabrication for 3D Dual Damascene Imprinting S. M. Saydur Rahman Bo Cui Received: 11 September 2009 / Accepted:
More informationAlternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson
Alternative Methods of Yttria Deposition For Semiconductor Applications Rajan Bamola Paul Robinson Origin of Productivity Losses in Etch Process Aggressive corrosive/erosive plasma used for etch Corrosion/erosion
More informationSuperionic Solid State Stamping (S4)
Superionic Solid State Stamping (S4) Lead Faculty Researcher: Placid Ferreira Department: Materials Science & Engineering Hsu et al, Nano Letters, 2007 1. Description: This dry, single step, electrochemical
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationLab #2 Wafer Cleaning (RCA cleaning)
Lab #2 Wafer Cleaning (RCA cleaning) RCA Cleaning System Used: Wet Bench 1, Bay1, Nanofabrication Center Chemicals Used: H 2 O : NH 4 OH : H 2 O 2 (5 : 1 : 1) H 2 O : HF (10 : 1) H 2 O : HCl : H 2 O 2
More information5.8 Diaphragm Uniaxial Optical Accelerometer
5.8 Diaphragm Uniaxial Optical Accelerometer Optical accelerometers are based on the BESOI (Bond and Etch back Silicon On Insulator) wafers, supplied by Shin-Etsu with (100) orientation, 4 diameter and
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More informationSupporting Information
Supporting Information Fast-Response, Sensitivitive and Low-Powered Chemosensors by Fusing Nanostructured Porous Thin Film and IDEs-Microheater Chip Zhengfei Dai,, Lei Xu,#,, Guotao Duan *,, Tie Li *,,
More information125nXT Series. EMD PeRFoRmaNce MaTeRIaLs. technical datasheet. Photopolymer Negative Tone Photoresists APPLICATION TYPICAL PROCESS THICKNESS GRADES
EMD PeRFoRmaNce MaTeRIaLs technical datasheet AZ 125nXT Series Photopolymer Negative Tone Photoresists APPLICATION Thick photopolymer photoresists featuring aspect ratios and photospeed not possible with
More informationSilicon Manufacturing
Silicon Manufacturing Group Members Young Soon Song Nghia Nguyen Kei Wong Eyad Fanous Hanna Kim Steven Hsu th Fundamental Processing Steps 1.Silicon Manufacturing a) Czochralski method. b) Wafer Manufacturing
More information4/10/2012. Introduction to Microfabrication. Fabrication
Introduction to Microfabrication Fabrication 1 MEMS Fabrication Flow Basic Process Flow in Micromachining Nadim Maluf, An introduction to Microelectromechanical Systems Engineering 2 Thin Film Deposition
More informationNanofabrication Prof. Stephen Y. Chou NanoStructure Laboratory
Nanofabrication Prof. Stephen Y. Chou Department of Electrical Engineering Princeton University 1 Acknowledgment Dr. Paul Fischer Dr. Yun Wang Dr. Jay Guo Dr. Peter Klauss Dr. Jim Wang Dr. Longtin He Dr.
More informationFilling and Planarizing Deep Trenches with Polymeric Material for Through-Silicon Via Technology
Filling and Planarizing Deep Trenches with Polymeric Material for Through-Silicon Via Technology R.K. Trichur, M. Fowler, J.W. McCutcheon, and M. Daily Brewer Science, Inc. 2401 Brewer Drive Rolla, MO
More informationLarge-area patterning by roller-based nanoimprint lithography
JOANNEUM RESEARCH Forschungsgesellschaft Institute MATERIALS, Weiz, Austria Large-area patterning by roller-based nanoimprint lithography Ursula Palfinger, Dieter Nees, Stephan Ruttloff, Markus Leitgeb,
More informationNanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices
Hitachi Review Vol. 65 (2016), No. 7 233 Featured Articles Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices Ion-beam-based Photomask Defect Repair
More informationLarge Area Functional Surfaces By Roll-to-Roll Nanoimprint Lithography Project: APPOLO
Large Area Functional Surfaces By Roll-to-Roll Nanoimprint Lithography Project: APPOLO Mr. Theodoros Tachtsidis Nanotypos 23rd and 24th of June Amsterdam Core Overview Nanotypos is a pioneering research
More informationAZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package
AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package The information contained herein is, as far as we are aware, true and accurate. However, no representations
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationIntel Pentium Processor W/MMX
Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More informationModule 12: Nano Imprint Lithography. Lecture 16: Nano Imprint Lithography 1
Module 12: Nano Imprint Lithography Lecture 16: Nano Imprint Lithography 1 1 In the previous five lectures (Lectures 11 to 15) we have seen how Photolithography can be used for patterning, particularly
More informationA Novel Extrusion Microns Embossing Method of Polymer Film
Modern Mechanical Engineering, 2012, 2, 35-40 http://dx.doi.org/10.4236/mme.2012.22005 Published Online May 2012 (http://www.scirp.org/journal/mme) A Novel Extrusion Microns Embossing Method of Polymer
More informationLecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
More informationChoi, Jun-Hyuk Korea Institute of Machinery & Materials
The 11 th US-Korea Nanosymposium Choi, Jun-Hyuk 2014. 09. 29 Korea Institute of Machinery & Materials About KIMM Nano-research Bldg Clean RM Five Research Divisions; 1. Advanced Manufacturing Sys. 2. Extreme
More informationFabrication and Layout
ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide
More informationApplied Research for Vacuum Web Coating: What is Coming Next?
Applied Research for Vacuum Web Coating: What is Coming Next? Matthias Fahland, John Fahlteich, Steffen Günther, Manuela Junghähnel, Claus Luber, Nicolas Schiller, Cindy Steiner, Steffen Straach, Michiel
More informationUTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.
SESSION 14 MATERIALS AND PROCESSES FOR ADVANCED PACKAGING UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. Eric Schulte 1, Gilbert Lecarpentier 2 SETNA Corporation
More informationControlled Growth, Patterning and Placement of Carbon Nanotube Thin Films
Controlled Growth, Patterning and Placement of Carbon Nanotube Thin Films V. K. Sangwan a,b * #, V. W. Ballarotto b, D. R. Hines b, M. S. Fuhrer a, and E. D. Williams a,b a Center for Nanophysics and Advanced
More informationFabrication Technologies and Instruments. The available fabrication technologies and instruments for fabricating the sub-wavelength
Chapter 3 Fabrication Technologies and Instruments 3.1 Introduction The available fabrication technologies and instruments for fabricating the sub-wavelength grating will be described in this chapter.
More informationApplication of ultra-thin aluminum oxide etch mask made by atomic layer deposition technique
IOP Publishing Journal of Physics: Conference Series 61 (2007) 369 373 doi:10.1088/1742-6596/61/1/074 International Conference on Nanoscience and Technology (ICN&T 2006) Application of ultra-thin aluminum
More informationVacuum casting, a new answer for manufacturing biomicrosystems
1 Vacuum casting, a new answer for manufacturing biomicrosystems M Denoual 1 *, P Mognol 2, and B Lepioufle 1 1 Biomis-SATIE ENS-Cachan antenne de Bretagne, Bruz, France 2 IRCCyN Nantes, France The manuscript
More informationLecture 6. Through-Wafer Interconnect. Agenda: Through-wafer Interconnect Polymer MEMS. Through-Wafer Interconnect -1. Through-Wafer Interconnect -2
Agenda: EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie Lecture 6 Through-wafer Interconnect EEL6935 Advanced MEMS 2005 H. Xie 1/21/2005 1 Motivations: Wafer-level packaging CMOS 3D Integration
More informationTechnical Data Sheet Technisches Datenblatt
AZ ECI 3000 Photoresist Universal i-line/crossover Photoresist Series GENERAL INFORMATION AZ ECI 3000 photoresist series are a family of fast positive resists with high resolution capabilities (0.4 µm
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationTSV Interposer Process Flow with IME 300mm Facilities
TSV Interposer Process Flow with IME 300mm Facilities Property of Institute of Microelectronics (IME)-Singapore August 17, 2012 Outline 1. TSV interposer (TSI) cross sectional schematic TSI with BEOL,
More informationMacroscopic Arrays of Block Copolymers with Areal Densities of 10 Terbit/inch 2 and Beyond
Macroscopic Arrays of Block Copolymers with Areal Densities of 10 Terbit/inch 2 and Beyond Soojin Park*, Dong Hyun Lee, Bokyung Kim, Sung Woo Hong Department of Polymer Science and Engineering, University
More informationFabrication Techniques for Thin-Film Silicon Layer Transfer
Fabrication Techniques for Thin-Film Silicon Layer Transfer S. L. Holl a, C. A. Colinge b, S. Song b, R. Varasala b, K. Hobart c, F. Kub c a Department of Mechanical Engineering, b Department of Electrical
More informationBONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong
10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,
More informationApplication Note #124 VITA: Quantitative Nanoscale Characterization and Unambiguous Material Identification for Polymers
Local thermal analysis identifies polymer AFM image of polymer blend Application Note #124 VITA: Quantitative Nanoscale Characterization and Unambiguous Material Identification for Polymers VITA module
More informationSupporting informations
Supporting informations Microfluidic with integrated microfilter of conical-shaped holes for high efficiency and high purity capture of circulating tumor cells Yadong Tang 1+, Jian Shi 2+, Sisi Li 1, Li
More informationTEMPERATURE-DEPENDENT REFRACTIVE INDICES OF OPTICAL PLANAR WAVEGUIDES
TEMPERATURE-DEPENDENT REFRACTIVE INDICES OF OPTICAL PLANAR WAVEGUIDES Aiman Kassir a, Abang Annuar Ehsan b, Noraspalelawati Razali b, Mohd Kamil Abd Rahman a and Sahbudin Shaari b Faculty of Applied Sciences,
More informationEXPLORING VACUUM CASTING TECHNIQUES FOR MICRON AND SUBMICRON FEATURES. Campus Ker Lann, av Robert Schumann Bruz, France
EXPLORING VACUUM CASTING TECHNIQUES FOR MICRON AND SUBMICRON FEATURES M. Denoual *, P. Mognol **, B. Lepioufle * * Biomis-SATIE ENS-Cachan antenne de Bretagne, Campus Ker Lann, av Robert Schumann 35170
More informationA Uniform Pressure Apparatus for Micro/Nanoimprint Lithography Equipment
Paper: A Uniform Pressure Apparatus for Micro/Nanoimprint Lithography Equipment Jian-Shian Lin Λ;ΛΛ, Chieh-Lung Lai Λ, Ya-Chun Tu Λ, Cheng-Hua Wu Λ, and Yoshimi Takeuchi ΛΛ Λ Mechanical and System Research
More informationDocument Version Publisher s PDF, also known as Version of Record (includes final page, issue and volume numbers)
Uniform planarization technique for the realization of a twin-guide membrane laser Bhat, S.P.; Fernandez, L.; van der Tol, J.J.G.M.; Roelkens, G.C.; Ambrosius, H.P.M.M.; Smit, M.K. Published in: Proceedings
More informationFabrication of sawtooth diffraction gratings using nanoimprint lithography
Fabrication of sawtooth diffraction gratings using nanoimprint lithography Chih-Hao Chang, a) R. K. Heilmann, R. C. Fleming, J. Carter, E. Murphy, and M. L. Schattenburg Massachusetts Institute of Technology,
More informationPhotoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604
More informationELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing
ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior
More informationFabrication Of Metallic Antenna Arrays Using Nanoimprint Lithography
University of Central Florida Electronic Theses and Dissertations Masters Thesis (Open Access) Fabrication Of Metallic Antenna Arrays Using Nanoimprint Lithography 2013 Yu-Wei Lin University of Central
More informationD Eggenstein-Leopoldshafen, Germany 2 University of Karlsruhe (TH), Institute for Microstructure Technology (IMT),
Sub-µ structured Lotus Surfaces Manufacturing M. Worgull 1, M. Heckele 1, T. Mappes 2, B. Matthis 1, G. Tosello 3, T. Metz 4, J. Gavillet 5, P. Koltay 4, H. N. Hansen 3 1 Forschungszentrum Karlsruhe (FZK),
More informationCreating Greater Capacity on Smaller Spaces. Nanofabrication and Its Impact on Sensor Manufacturing
Creating Greater Capacity on Smaller Spaces Nanofabrication and Its Impact on Sensor Manufacturing 2017-09-08 The context of Smart City and IoT Artifical Intelligence drivning the need for new smart devices
More informationFlow behaviour of thin polymer films used for hot embossing lithography
Microelectronic Engineering 54 (2000) 229 245 www.elsevier.nl/ locate/ mee Flow behaviour of thin polymer films used for hot embossing lithography L.J. Heyderman *, H. Schift, C. David, J. Gobrecht, T.
More informationAML. AML- Technical Benefits. 4 Sept Wafer Bonding Machines & Services MEMS, IC, III-Vs.
AML AML- Technical Benefits 4 Sept 2012 www.aml.co.uk AML In-situ Aligner Wafer Bonders Wafer bonding capabilities:- Anodic Bonding Si-Glass Direct Bonding e.g. Si-Si Glass Frit Bonding Eutectic Bonding
More informationOne-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography
Appl. Phys. A 80, 1173 1178 (2005) DOI: 10.1007/s00339-004-3176-y Applied Physics A Materials Science & Processing w. wu 1, g.-y. jung 1 d.l. olynick 2 j. straznicky 1 z. li 1 x. li 1 d.a.a. ohlberg 1
More informationDow Corning WL-5150 Photodefinable Spin-On Silicone
Dow Corning WL-515 Photodefinable Spin-On Silicone Properties and Processing Procedures Introduction Dow Corning WL-515 is a silicone formulation which can be photopatterned and cured using standard microelectronics
More informationPrecise Ion and Electron Beam Processing for Nano-Structuring
Precise Ion and Electron Beam Processing for Nano-Structuring Regina Korntner, Hans Loeschner and Elmar Platzgummer Vienna, Austria 1 Outline Short Introduction to IMS Technology Introduction History of
More information3. Overview of Microfabrication Techniques
3. Overview of Microfabrication Techniques The Si revolution First Transistor Bell Labs (1947) Si integrated circuits Texas Instruments (~1960) Modern ICs More? Check out: http://www.pbs.org/transistor/background1/events/miraclemo.html
More informationProcess Flow in Cross Sections
Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat
More informationFABRICATION of MOSFETs
FABRICATION of MOSFETs CMOS fabrication sequence -p-type silicon substrate wafer -creation of n-well regions for pmos transistors, -impurity implantation into the substrate. -thick oxide is grown in the
More informationHitachi A 64Mbit (8Mb x 8) Dynamic RAM
Construction Analysis Hitachi 5165805A 64Mbit (8Mb x 8) Dynamic RAM Report Number: SCA 9712-565 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone:
More informationMicropatterning and casting PEDOT-PSS /DMSO layers
Micropatterning and casting PEDOT-PSS /DMSO layers Benoît Charlot, Gilbert Sassine, Alexandra Garraud, Alain Giani, Philippe Combette IES Institut d Electronique du Sud CNRS Université Montpellier II Place&E.&Bataillon,&34095&Montpellier&7&France&
More informationFraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER
Fraunhofer ENAS - Current results and future approaches in Wafer-level-packaging FRANK ROSCHER Fraunhofer ENAS Chemnitz System Packaging Page 1 System Packaging Outline: Wafer level packaging for MEMS
More informationAtomic Oxygen-Resistant, Static-Dissipative, Pinhole-Free Coatings for Spacecraft
Physical Sciences Inc. VG10-109 Atomic Oxygen-Resistant, Static-Dissipative, Pinhole-Free Coatings for Spacecraft Michelle T. Schulberg, Robert H. Krech, Frederick S. Lauten Physical Sciences Inc. Roy
More informationSilver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon
Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion
More informationCellulose Nanofiber Composite Substrates for Flexible Electronics
Cellulose Nanofiber Composite Substrates for Flexible Electronics Ronald Sabo 1, Jung Hun Seo 2, Zhenqiang Ma 2 1 USDA Forest Service, Forest Products Laboratory 2 University of Wisconsin Madison, Department
More informationMicrofabrication of Heterogeneous, Optimized Compliant Mechanisms SUNFEST 2001 Luo Chen Advisor: Professor G.K. Ananthasuresh
Microfabrication of Heterogeneous, Optimized Compliant Mechanisms SUNFEST 2001 Luo Chen Advisor: Professor G.K. Ananthasuresh Fig. 1. Single-material Heatuator with selective doping on one arm (G.K. Ananthasuresh)
More informationLecture 10: MultiUser MEMS Process (MUMPS)
MEMS: Fabrication Lecture 10: MultiUser MEMS Process (MUMPS) Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, 1 Recap Various VLSI based
More information