Wafer probe challenges for the automotive market Luc Van Cauwenberghe
|
|
- Emma Gordon
- 6 years ago
- Views:
Transcription
1 Wafer probe challenges for the automotive market Luc Van Cauwenberghe ON Semiconductor
2 Overview Automotive wafer probe requirements Results of experiments Summary Follow on Work Acknowledgements 2
3 Automotive wafer probe requirements Temperature 55ºC up to 200ºC Probed die deliveries: Full test coverage at probe Dual and tri temp probe Disturbed area on bond pad Multiple probe insertions Bond pad size reduction smaller Si area Bond wire diameter in Multi Chip Modules 3
4 Impact of temperature on probe card PCB temperature profile Z movement of probes X Y movement of probes 4
5 PCB temperature Radient heat transfer Thermal expansion of the PCB dominates the mechanical behavior of the complete probe card assembly CTE XY (ppm/ C) CTE Z (ppm/ C) FR4 `` 140 to 220 Rogers 11 to to 50 N to 12 2,5% N to to 375 Temperature limitation active and passive components Relays: typical maximum 85ºC or 125ºC Active components: typical maximum up to 125ºC Passive components: typical maximum 125ºC to 150ºC 5
6 PCB temperature evolution at hot PCB Temperature ( C) start Left 1/4 wafer Top Bottom 1/2wafer Right Spider PCB Back Top PCB Back Bottom PCB Back Left PCB Back Right 3/4 wafer full wafer start Spider PCB Conclusion: Spider temp ½ Prober set temp PCB back side temp ⅓ Prober set temp Results independed cantilever vertical 1/4 wafer 1/2wafer 3/4 wafer full wafer start 1/4 wafer 1/2wafer 3/4 wafer full wafer 70 C 125 C 150 C Prober Set temperature / Test Time 6
7 PCB temperature evolution at cold PCB Temperature ( C) start 1/4 wafer 1/2wafer 3/4 wafer full wafer Findings & cold: No major difference component side wafer side Less temperature variation over time vs hot probe Results independed cantilever vertical PCB Front PCB Back -50 C Prober Set temperature / Test Time 7
8 Z movement of probes Ambient Probe Head Probe PCB Space transformer High Temp T spider ⅓ T chuck T spider ½ T chuck Root cause Continuous moving heat source (chuck) Thermal behavior probe card assembly Build quality of the spider / probe head Independent of probe card type T chuck 8
9 Z deflection experiment: Initial conditions Soak prior to measurements Prober soak: 2hrs after reaching set temp Probe card soak: 10 min After prober soak Chuck centered under the probe card No contact Zero level = needle position after soak Process settings Test time per wafer: 1hr 10min Probe polish interval: every 100 die Probe polish recipe: 25 touch downs, 20µm overdrive 9
10 Z deflection: standard probe card at 175ºC 20 TESTER Start Probe Probe Polish Test Time 0 0:00 0:05 0:10 0:15 0:20 0:25 0:30 0:35 0:40 0:45 0:50 0:55 1:00 1:05 1:10 Z deflection (µm) Chuck Independent of probe card type (cantilever or vertical) End Probe 10
11 Z deflection: standard probe card at 50ºC TESTER Start Probe Z deflection (µm) Probe Polish 10 Test Time 00 00:00 10:00 20:00 30:00 40:00 50:00 End Probe Chuck Independent of probe card type (cantilever or vertical) 11
12 Z deflection: High Temp probe cards at 175ºC 60 TESTER Start Probe Probe Card A: Spider Stiffener Heat shielded Z deflection (µm) Probe Card B: Bridge Stiffener Test Time 0 0:00 0:05 0:10 0:15 0:20 0:25 0:30 0:35 0:40 0:45 0:50 0:55 1:00 1:05 1: Chuck Probe Polish: limited impact on Z deflection Independent of probe card type (cantilever or vertical) End Probe 12
13 Z deflection: ON Semi High Temp probe cards at 175ºC TESTER Start Probe Probe Card B: Bridge Stiffener Probe Card A: Spider Stiffener Heat shielded Z deflection (µm) Test Time 0 0:00 0:05 0:10 0:15 0:20 0:25 0:30 0:35 0:40 0:45 0:50 0:55 1:00 1:28 1:33 Probe Card D: ON Semi Chuck Probe Card C: Standard End Probe 13
14 Z deflection: ON Semi High Temp probe cards at 50ºC 80 TESTER 70 Start Probe 60 Z deflection (µm) Probe Card C: Standard Probe Card D: ON Semi 00 00:00 10:00 20:00 30:00 40:00 50: Test Time Chuck Independent of probe card type (cantilever or vertical) End Probe 14
15 ON Semi High Temp probe cards Patented design: US 7,816,930 Bridge stiffener concept Allows PCB expansion without Z deflection Implemented on: Teradyne uflex Teradyne Catalyst SZ M3650 & Falcon Credence ASL
16 X Y movement of probes 175ºC 100% 90% 80% 70% 60% 50% 40% 30% Probe movement vs temperature Cantilever: Swaying needles Vertical: Probe head drift 25ºC 20% 10% 00% Ambient Hot Root cause Build quality of the spider (cantilever) Build quality of entire probe card assembly Memory effect of the probes (cantilever) Thermal behavior probe card assembly 16
17 Experiment: X/Y movement Cantilever probe cards Swaying Probes Inspection limits 25 ºC: +/ 7.5µm Inspection limits High temp + Cold: +/ 12.5µm 17
18 Experiment: X/Y movement Vertical probe cards Inspection limits 25 ºC: +/ 7.5µm Inspection limits High temp + Cold: +/ 12.5µm 18
19 Bond pad damage Key for probed die deliveries Max disturbed area Diameter of entire probe mark area 28μm ( 615µm2) Probe depth Maximum half of the thickness of top layer (T) of pad metallization Maximum 500nm Number of probe marks Number of probe insertions
20 Experiment: Bond pad disturbance Evaluation disturbed area and probe depth Test conditions Temperature: 25ºC Touch count: 1 Overdrive Cantilever: Typical production setting Overdrive Vertical: Max allowed overdrive 20
21 Max disturbed area ( 615µm2) Cantilever (25 µm tip) Cantilever Technoprobe No Scrub TM (25 µm tip) Vertical Technoprobe Route 60 (13 µm tip) 10 μm 10 μm Overdrive: 30µm Disturbed are: 610 µm 2 Vertical Buckling beam Vendor A (10 µm tip) Overdrive: 30µm Disturbed are: 200 µm 2 Vertical Buckling beam Vendor B (12 µm tip) Overdrive: 100µm Disturbed are: 295 µm 2 Vertical Buckling beam Vendor C (7 µm tip) 10 μm 10 μm 10 μm Overdrive: 100µm Disturbed are: 183µm 2 Overdrive: 100µm Disturbed are: 199 µm 2 Overdrive: 65µm Disturbed are: 76 µm 2 21
22 Probe depth ( 500nm or ½ top metal thickness) Cantilever (25 µm tip) Cantilever Technoprobe No Scrub TM (25 µm tip) Vertical Technoprobe Route 60 (25 µm tip) Probe depth: 527nm Probe depth: 270nm Probe depth: 360nm Vertical Buckling beam Vendor A (10 µm tip) Vertical Buckling beam Vendor B (12 µm tip) Vertical Buckling beam Vendor C (7 µm tip) Probe depth: 430nm Probe depth: 391nm Probe depth: 292nm
23 Overdrive vs disturbed area Cantilever (25µm tip diameter) Overdrive = 15 µm Overdrive = 30 µm Overdrive = 60 µm 10 μm 10 μm 10 μm 130µm 2 270µm 2 527µm 2 Vertical (10µm tip diameter) Overdrive = 25 µm Overdrive = 50 µm Overdrive = 75 µm Overdrive = 100 µm 10 μm 10 μm 10 μm 10 μm 174µm 2 182µm 2 183µm 2 183µm 2
24 Number of probe marks Probe mark Touch count Probe mark: Individual visible imprint of a probe Number of probe insertions + 1 Touch count: Number of touch downs on the bond pad Top metal thickness 5500Å: max touch count =3 Top metal thickness >5500Å: max touch count =5 Impact: Increased disturbed area Why multiple probe marks? Dual or tri temp probe Multi DUT probe and re probe Data retention bake pre and post bake probe 24
25 Probe card technology vs number of probe marks and disturbed area 1 Probe mark 2 Probe marks 3 Probe marks 4 Probe marks Cantilever probe cards (25µm tip) Vertical probe cards No Scrub TM (25µm tip) Vertical probe cards ( 25µm tip) No Scrub TM (25µm tip) Vertical probe cards (12µm tip) No Scrub TM (25µm tip) Vertical probe cards (<12µm tip) Multiple DUT probe with multiple probe insertions is only possible with advance probe card technologies The probe tip diameter selection is critical to comply with the max disturbed area requirement 25
26 Impact of touch count Experiment on cantilever touch count Overdrive = 75μm (worst case) Increment touch count 1 to 7 Thin top metal: thickness 5500Å Conclusion: Cantilever: Impact on probe depth and disurbed area (scrub) Aluminum build up at end of scrub Vertical: main impact on probe depth Touch count 5 : Exposed Metal Oxide (EMO) 10 μm 10 μm 10 μm 10 μm 10 μm 10 μm 10 μm Touch count = 1 Touch count = 2 Touch count = 3 Touch count = 4 Touch count = 5 Touch count = 6 Touch count = 7 26
27 Cantilever probe impacts bond process Aluminum build up at end of probe mark Build up amount driven by overdrive and touch count Random height Intermetallics only formed at part of the bond area Potential risk: Bond ball lift at temperature 27
28 Summary: Temperature impact Z deflection Dominated by PCB thermal behavior Best result at 175ºC: 15µm Best result at 50ºC: 10µm XY movement of probes Cantilever : Large differences depending on spider build quality Difference between individual probes Swaying probes Vertical : Determined by probe head design All probes show similar movement Probe head drift Best result at 175ºC: 6µm 28
29 Summary: Bond pad damage Automotive requirements and multi DUT probe require more advanced probe card technologies Standard Cantilever probe cards Disturbed area is very dependent on applied overdrive Difficult to comply with automotive requirements No Scrub TM (Technoprobe) is a potential alternative Vertical probe cards Probe tip diameter drives the disturbed area Disturbed area is less dependent on applied overdrive ON Semiconductor uses ROUTE 60 LL (Technoprobe) for high temp Combined with ON Semiconductor patented concept for high temp cards High current carrying capability: 850 ma Low pad damage Life time (tip length) ROUTE 60 LL 29
30 Future work Wafer probe at 200ºC Optimize Multi DUT probe recipes to reduce number of probe marks and touch count Ongoing evaluation on impact of the probe card configuration Ongoing evaluation of Multi DUT probe stepping pattern Analyze the influence of temperature on Contact Resistance (Cres) Analyze behavior of probe on Over Pad Metalization (OPM) 30
31 Frank De Ruyck Equipment Engineer, ON Semiconductor Wim Dobbelaere Director Test & Product Engineering Automotive Mixed Signal, ON Semiconductor Riccardo Vettori R&D and Process Engineer, Technoprobe Riccardo Liberini Mechanical Design Manager, Technoprobe Marco Di Egidio Acknowledgements Process Engineer, Technoprobe 31
Case studies of Wafer Sort Floor Problems. Darren James SWTW Committee Member
Case studies of Wafer Sort Floor Problems Darren James SWTW Committee Member Applying What We Learned We ve completed Gage R&R Study We know we have a solid metrology tool We know the limits of our metrology
More informationInterlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes. Daniel Stillman, Daniel Fresquez Texas Instruments Inc.
Interlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes Daniel Stillman, Daniel Fresquez Texas Instruments Inc. Outline Probe Optimization Why is it needed? Objective and obstacles
More informationExperience in Applying Finite Element Analysis for Advanced Probe Card Design and Study. Krzysztof Dabrowiecki Jörg Behr
Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study Krzysztof Dabrowiecki Jörg Behr Overview A little bit of history in applying finite element analysis for probe card
More informationMicro burn-in techniques at wafer-level test to implement cost effective solutions
Micro burn-in techniques at wafer-level test to implement cost effective solutions Geert Gouwy Arnaud Devos Alessandro Antonioli Raffaele Vallauri Agenda 1. Melexis Company Overview 2. Automotive Safety
More informationTransverse Load Analysis For Semiconductor Applications
Transverse Load Analysis For Semiconductor Applications Presenters: Soheil Khavandi Co-authors: Parker Fellows Robert Hartley Jordan James Aaron Lomas Advisor: Jerry Broz, Ph.D. UNR Owen Stedham Award
More informationA Real Life Pad Crack Study
A Real Life Pad Crack Study Gunther Boehm (FM) Jory Twitchell (NXP) Matthias Schnaithmann (FM) Overview What are pad cracks? Challenge and objective Initial Experiment first qualification run Main experiment
More informationInvestigating Copper Metallurgy Effects for Sort Process and Cleaning Performance Metrics
Jan Martens NXP Semiconductors Germany Simon Allgaier Feinmetall GmbH Jerry Broz, Ph.D. International Test Solutions Investigating Copper Metallurgy Effects for Sort Process and Cleaning Performance Metrics
More informationEvaluation of Cantilever Probe-Induced Dielectric Cracks in Cu/Low-k Devices
Evaluation of Cantilever Probe-Induced Dielectric Cracks in Cu/Low-k Devices C.D. Hartfield, D. Stillman, J. Aronoff Texas Instruments, Dallas, TX SouthWest Test Workshop - 2004 Outline Objectives Background
More informationModified Tool for Developmental Analysis and Real Time QRA Probe Card and Socket Results
Modified Tool for Developmental Analysis and Real Time QRA Probe Card and Socket Results Terence Q. Collier CVInc Richardson, Texas TQCollier@covinc.com Collier, TQ 1 The "Old Way" Test Analysis Limitations
More informationOur customers' product lifecycle & Amkor Test Services Development Introduction Growth Maturity Decline
Semiconductor IC Test Services Amkor provides a complete range of semiconductor testing services including wafer testing, various types of final testing, system level testing, strip testing and complete
More informationOnline Semi-radius Probe Tip Cleaning and Reshaping
Online Semi-radius Probe Tip Cleaning and Reshaping Authors: Sam McKnight and Michael Agbesi IEEE SW Test Workshop 1 Agenda Acknowledgements Background info Setup and measurement technique Contact resistance
More informationAluminum Probe Pad Thickness and Properties for Stable Parametric Probe Ability
Aluminum Probe Pad Thickness and Properties for Stable Parametric Probe Ability Presenter: Bernd Bischoff (TI Germany) Co authors: Jerry Broz (ITS) Swen Harder (FFI) Uwe Schiessl (TI Germany) Seyedsoheil
More informationAn Advanced Probe Characterization Tool Outline
An Advanced Probe Characterization Tool An Advanced Probe Characterization Tool for Online Contact Basics Measurements p June, 7th 2005, San Diego (CA) Oliv (Infineon Technologies AG, Munich, Germany)
More informationTest Flow for Advanced Packages (2.5D/SLIM/3D)
1 Test Flow for Advanced Packages (2.5D/SLIM/3D) Gerard John Amkor Technology Inc. Gerard.John@amkor.com 2045 East Innovation Circle, Tempe, AZ 85284, USA Phone: (480) 821-5000 ADVANCED PACKAGE TEST FLOW
More informationA Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications
June 12 to 15, 2011 San Diego, CA A Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications Mike Slessor Rick Marshall (MicroProbe, Inc.) Vertical MEMS for Pre-Bump Probe Introduction:
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More information28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad)
28nm Mobile SoC Copper Pillar Probing Study Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad) Overview Introduction to IMC Copper Pillar Implementation at IMC Low force
More informationGlobal Test solutions Conception and production of probe cards for testing microchips
Global Test solutions Conception and production of probe cards for testing microchips All Technologies Synergie Cad Probe developed differents solution of test, it is became a leader in the design and
More informationFritting Experiences with non-ohmic contact resistance C RES while wafer test probing
Fritting Experiences with non-ohmic contact resistance C RES while wafer test probing Jan Martens Philips Semiconductors Hamburg Awarded Best Overall Presentation at SWTW-2006 Overview Fritting What s
More informationChallenges of Fan-Out WLP and Solution Alternatives John Almiranez
Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Advanced Packaging Business Development Asia Introduction to Fan-Out WLP Introduction World of mobile gadgetry continues to rapidly evolve
More informationCu Bond Wire Reliability and Decapsulation Process
CMSE Los Angeles April 12 th and 13 th, 2017 Cu Bond Wire Reliability and Decapsulation Process Sultan Ali Lilani - Integra Technologies LLC Ph 510-830-9216 Email: sultan.lilani@integra-tech.com Web: www.integra.com
More informationMethodologies for Assessing On-line Probe Process Parameters
Jan Martens NXP Semiconductors Germany Simon Allgaier Feinmetall GmbH Jerry Broz, Ph.D. International Test Solutions Methodologies for Assessing On-line Probe Process Parameters June 8-11, 8 2008 San Diego,
More informationStudy on microprobe processing by LIGA on Si
Study on microprobe processing by LIGA on Si Fundamental study for 3-D 3 D mold -Report 1-1 Teppei Kimura, JEM Japan (Japan Electronic Materials Corp.) Tadashi Hattori Himeji Institute of Technology in
More informationProbing Challenges with Cu Pillar. Phill Mai, JEM America Joe Mai, JEM Europe
Probing Challenges with Cu Pillar Phill, JEM America Joe, JEM Europe Crown-tip probe limitations MEMS probe with flat tip Summary Future work Overview 2 Crown-to-bump contact Piercing Contact Probe mark
More informationPyramid Probe Card: P800-S Online Cleaning
Pyramid Probe Card: P800-S Online Cleaning Quick Reference Guide Objective Particulate contamination can build up on the probe face and tips during probing. In some cases, particulate contamination may
More informationProbing Lead Free Solder Bumps in Final Wafer Test
Probing Lead Free Solder Bumps in Final Wafer Test By Sam McKnight Southwest Test Workshop June 2002 Microelectronics Outline Why lead free? Background Info Focus areas Setup Lead/Tin and Tin Rich results
More informationHYPRES. Hypres MCM Process Design Rules 04/12/2016
HYPRES Hypres MCM Process Design Rules 04/12/2016 Direct all inquiries, questions, comments and suggestions concerning these design rules and/or HYPRES fabrication to: Daniel T. Yohannes Tel. (914) 592-1190
More informationFine Pitch P4 Probe Cards
Fine Pitch P4 Probe Cards Photolithographic Pattern Plating Process June 1998 By Toshi Ishii, Hide Yoshida Contents What is a P4 probe card? Specification Some test results Tip cleaning RF performance
More informationNSOP REDUCTION FOR QFN RFIC PACKAGES
As originally published in the SMTA Proceedings NSOP REDUCTION FOR QFN RFIC PACKAGES Mumtaz Y. Bora Peregrine Semiconductor San Diego, CA, USA mbora@psemi.com ABSTRACT Wire bonded packages using conventional
More informationNovel Methodologies for Assessing On-line Probe Process Parameters
Novel Methodologies for Assessing On-line Probe Process Parameters Jerry J. Broz, Ph.D. Brice Blanc Gene Humphrey International Test Solutions 5690 Riggins Court Reno, Nevada 89502 Rhett Moore Micron Technology,
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More informationCopper Wire Packaging Reliability for Automotive and High Voltage
Copper Wire Packaging Reliability for Automotive and High Voltage Tu Anh Tran AMPG Package Technology Manager Aug.11.2015 TM External Use Agenda New Automotive Environments Wire Bond Interconnect Selection
More informationPlasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate
Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Development of Sidewalls Passivating Films Sidewalls get inert species deposited on them with plasma etch Creates
More informationPlasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate
Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Development of Sidewalls Passivating Films Sidewalls get inert species deposited on them with plasma etch Creates
More informationHow Bad's the Damage?
How Bad's the Damage? Evaluating Probe Damage On Aluminum, Solder, Gold, UBM, and Copper Pads. Ken Smith Vice President of Technology Development Pyramid Probe Division, Cascade Microtech Goal of Presentation
More informationEnhancement Mode GaN FETs and ICs Visual Characterization Guide
Enhancement Mode GaN FETs and ICs Visual Characterization Guide EFFICIENT POWER CONVERSION Alana Nakata, Vice President, Product Engineering, Efficient Power Conversion Corporation A detailed description
More informationCu-Al intermetallic growth behaviour study under high temperature thermal aging
Cu-Al intermetallic growth behaviour study under high temperature thermal aging C.L Cha, H.J Chong, Yaw HG, Chong MY, Teo CH Infineon Technologies, Melaka, Malaysia Abstract Copper (Cu) wire always gains
More informationWire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017
Amkor Technology, Inc. White Paper Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Abstract Expanding its ChipArray Ball Grid Array (CABGA) package form factor miniaturization
More informationPlasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate
Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Development of Sidewalls Passivating Films Sidewalls get inert species deposited on them with plasma etch Creates
More informationRF System in Packages using Integrated Passive Devices
RF System in Packages using Integrated Passive Devices by Kai Liu, YongTaek Lee, HyunTai Kim, Gwang Kim, and Billy Ahn STATS ChipPAC 1711 W. Greentree Drive, Suite #117, Tempe, AZ 85284, USA Tel: 480-222-1722
More informationAutomotive Electronic Material Challenges. Anitha Sinkfield, Delphi
Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and
More informationThe Thermal Frontier. High Temp Probing System Solutions and Analysis
Lou Molinari ESA Corporation/Probe Solutions The Thermal Frontier. High Temp Probing System Solutions and Analysis June 6 to 9, 2010 San Diego, CA USA The Thermal Frontier Goals Agree on the needs/concerns
More informationFlip Chip Applications
June 12 to 15, 2011 San Diego, CA WSP Wafer Wafer Socket Probe for Flip Chip Applications Brandon Mair bmair@ti.com Norman Armendariz norm@ti.com TTC Test Technology Center Agenda Introduction Probe Tip
More informationTGV and Integrated Electronics
TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass
More informationMarch 15-18, 2015 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 2
Proceedings Archive March 15-18, 2015 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 2 2015 BiTS Workshop Image: BCFC/iStock Session 2 Mike Noel Session Chair BiTS Workshop 2015 Schedule Frontiers
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationFlexible Carrier Enables Automated Test-in-Tray. Dr. Tom Di Stefano Centipede Systems
Flexible Carrier Enables Automated Test-in-Tray Dr. Tom Di Stefano Centipede Systems Running in Parallel TnT is limited only by Test Electronics Parallel test at fixed DUT positions Parallel to 256+ DUTS
More informationPlasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate
Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Development of Sidewalls Passivating Films Sidewalls get inert species deposited on them Creates passivating
More informationNSOP Reduction for QFN RFIC Packages
NSOP Reduction for QFN RFIC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, CA mbora@psemi.com Abstract Wire bonded packages using conventional copper leadframe have been used in industry for
More informationThe 3D Silicon Leader. Company Presentation. SMTA Houston, 14th March 2013
The 3D Silicon Leader Company Presentation SMTA Houston, 14th March 2013 Who are we? Independent Company located in Caen, Normandy, France Dedicated to manufacturing of leading edge Integrated Passive
More informationEnabling Technology in Thin Wafer Dicing
Enabling Technology in Thin Wafer Dicing Jeroen van Borkulo, Rogier Evertsen, Rene Hendriks, ALSI, platinawerf 2G, 6641TL Beuningen Netherlands Abstract Driven by IC packaging and performance requirements,
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationEFFECTS OF THERMAL AGING ON INTERMETALLIC COMPOUNDS AND VOIDS FORMATION IN AuAl WIRE BONDING. A. Jalar, M. F. Rosle and M. A. A.
EFFECTS OF THERMAL AGING ON INTERMETALLIC COMPOUNDS AND VOIDS FORMATION IN AuAl WIRE BONDING A. Jalar, M. F. Rosle and M. A. A. Hamid School of Applied Physics, Faculty of Science and Technology, Universiti
More informationFine Pitch Probing and Wirebonding and Reliability of Aluminum Capped Copper Bond Pads
Intl. Journal of Microcircuits and Electronic Packaging Fine Pitch Probing and Wirebonding and Reliability of Aluminum Capped Copper Bond Pads Tu Anh Tran*, Lois Yong*, Bill Williams**, Scott Chen***,
More informationCX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services. ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant
CX Thin Fil s Resistors Attenuators Thin-Film Products Thin-Film Services www.cxthinfilms.com ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant www.cxthinfilms.com sales@cxthinfilms.com +1 (401) 461-5500
More informationImproving Reliability by Screening
Improving Reliability by Screening Most of the tests that we deal with in manufacture, such as in-circuit and functional tests, are intended to pick up faults that are active and continuously visible.
More informationDesign For Probe: Probe Card Selection Process
Design For Probe: Probe Card Selection Process Brandon Mair Dawn Copeland 6/10/2014 Agenda DFP Overview TI Qualified Vendors Qualification Process Probe Technologies Specifications / Documentation Benefits
More informationSupporting Information
Supporting Information Fast-Response, Sensitivitive and Low-Powered Chemosensors by Fusing Nanostructured Porous Thin Film and IDEs-Microheater Chip Zhengfei Dai,, Lei Xu,#,, Guotao Duan *,, Tie Li *,,
More informationCharacterization of 0.6mils Ag Alloy Wire in BGA Package
Characterization of 0.6mils Ag Alloy Wire in BGA Package Toh Lee Chew, Alan Lumapar Visarra, *Fabien Quercia, *Eric Perriaud STMicroelectronics Muar, Tanjung Agas Industrial, P.O.Box 28, 84007, Muar, Johor
More informationGold to gold thermosonic bonding Characterization of bonding parameters
Gold to gold thermosonic bonding Characterization of bonding parameters Thi Thuy Luu *1, Hoang-Vu Nguyen 1, Andreas Larsson 2, Nils Hoivik 1 and Knut E.Aasmundtveit 1 1: Institute of Micro and Nanosystems
More informationSLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL
2017 IEEE 67th Electronic Components and Technology Conference SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL YoungRae Kim 1, JaeHun Bae 1, MinHwa Chang 1, AhRa Jo 1,
More informationFeatures. = +25 C, Vdd = 2V* Parameter Min. Typ. Max. Units Frequency Range GHz Gain db
Typical Applications This is ideal for: Features Noise Figure: 5 db Short Haul / High Capacity Links Wireless LANs Automotive Radar Military & Space E-Band Communication Systems Functional Diagram P1dB:
More informationDevelopment of System in Package
Development of System in Package In recent years, there has been a demand to offer increasingly enhanced performance for a SiP that implements downsized and lower-profile chips at lower cost. This article
More informationThe Packaging and Reliability Qualification of MEMS Resonator Devices
The Packaging and Reliability Qualification of MEMS Resonator Devices Pavan Gupta Vice President, Operations Yin-Chen Lu, Preston Galle Quartz and MEMS Oscillators source: www.ecliptek.com Quartz Oscillators:
More informationEncapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )
Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Henry M.W. Sze, Marc Papageorge ASAT Limited 14th Floor, QPL Industrial Building, 138 Texaco Road, Tseun Wan, Hong
More informationProduct Specification. AMP CO Plus PoE Insert
Product Specification 108-93004 FEB 2017 Rev G AMP CO Plus PoE Insert 1. SCOPE 1.1 Content This specification covers performance, tests and quality requirements for AMP CO PoE Insert. This assembly provides
More informationS/C Packaging Assembly Challenges Using Organic Substrate Technology
S/C Packaging Assembly Challenges Using Organic Substrate Technology Presented by Bernd Appelt ASE Group Nov. 17, 2009 Overview The Packaging Challenge Chip Substrate Interactions Stiffeners for FC-BGA
More informationImpact of Heatsink Attach Loading on FCBGA Package Thermal Performance
Impact of Heatsink Attach Loading on FCBGA Package Thermal Performance Sasanka L. Kanuparthi, Jesse E. Galloway and Scott McCann Amkor Technology 1900 S Price Rd, Chandler, AZ, USA, 85286 Phone: (480)
More informationLiquid Interface at Wafer Test
IBM Microelectronics Liquid Interface at Wafer Test Phil Diesing, David Gardell, David Audette SWTW 2005 P. Diesing 6/4/05 Agenda Why liquid thermal interface? Existing thermal problems at module test
More informationCGA TRENDS AND CAPABILITIES
As originally published in the SMTA Proceedings. CGA TRENDS AND CAPABILITIES Marti McCurdy Silicon Turnkey Solutions Milpitas, CA, USA MMcCurdy@sts-usa.co Isabel de Sousa, Robert Martel and Alain Lessard
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationFeatures. = +25 C, 50 Ohm System
1 Typical Applications This is ideal for: Features Low Insertion Loss: 1.5 db Short Haul / High Capacity Radios Automotive Radar Test Equipment SATCOM Military Point-to-Point Radios Point to Multi-Point
More informationWorkShop Audace. INSA ROUEN 8 juin 2012
WorkShop Audace INSA ROUEN 8 juin 2012 Global Standards for the Microelectronics Industry JEDEC standards for product level qualification Christian Gautier Content JEDEC overview Environmental reliability
More informationConductive Paste-Based Interconnection Technology for High Performance Probe Card
Conductive Paste-Based Interconnection Technology for High Performance Probe Card Sang-il Kwon Eddy Kang TSE Co., Ltd. Overview Introduction of TABP Technology Key Technology of Core to Core Interconnection
More informationFeatures. = +25 C, 50 Ohm System
Typical Applications This is ideal for: Features Low Insertion Loss: 2 db E-Band Communication Systems Short Haul / High Capacity Radios Automotive Radar Test Equipment SATCOM and Sensors Functional Diagram
More informationFeatures. = +25 C, 50 Ohm System
Typical Applications This is ideal for: Features Low Insertion Loss: 2 db E-Band Communication Systems Short Haul / High Capacity Radios Automotive Radar Test Equipment SATCOM and Sensors Functional Diagram
More informationTechnological EUDET ECAL Prototype. Marc Anduze CALICE Meeting KOBE 10/05/07
Mechanical lr&d for Technological EUDET ECAL Prototype Why this prototype? ECAL Prototype Next step after the physics prototype and before the module 0 To study full scale technological solutions which
More informationWhite Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong
White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,
More information3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction
3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction Gilbert Lecarpentier*, Jean-Stéphane Mottet* SET S.A.S. (Smart Equipment Technology), 131 Impasse Barteudet, 74490
More informationNanoFoil Technology: Formation Reactions & Thermite Reactions
NanoBond : Target Bonding for Optimum Sputtering Performance Alan Duckham Reactive NanoTechnologies Reactive NanoTechnologies, Inc. (RNT) 111 Lake Front Drive Hunt Valley, MD 21030 (p) 410.771.9801 (f)
More informationCantilevered Rail System
Knight Global's Cantilevered Rail Systems are designed to eliminate the need for a four post floor structure system. It provides an alternative to workstations with minimal floor space. A wide range of
More informationTopview 5630 Red SMD LED
Topview 5630 Red SMD LED 1. Features - Chip High-Luminosity SMD LED - 5.6 x 3.0 x 0.9 mm (L x W x H), 4-Pin, Small Size Surface Mount Type - Wide Viewing Angle - Long Operating Life - MSL 3 2. Applications
More informationLifetime Prediction and Design Tool Development for Power Electronics Modules
Lifetime Prediction and Design Tool Development for Power Electronics Modules Dr Hua Lu and Prof. Chris Bailey University of Greenwich 30 Park Row, London SE0 9 LS IeMRC and Electronics Yorkshire Technical
More informationOverpad Metallizations and Probe Challenges
Terence Q. Collier CVInc Overpad Metallizations and Probe Challenges June 6 to 9, 2010 San Diego, CA USA Why Packaging stuff at Probe Conference More and more wafers with ENIG finish Reliability data applicable
More information3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack
1 3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack Advantest Corporation 2 The final yield Any Multi-die Product Must Consider the Accumulated Yield Assume Test Can Provide 99% Die
More informationMTS Semiconductor Solution
MTS 0 unplanned down time Solution Lowest operating Cost Solution Energy saving Solution Equipment Fine Pitch and UPH Upgrade solution Quality & Yield Improvement Solution Reliability Enhancement Solution
More informationPower Electronics Packaging Revolution Module without bond wires, solder and thermal paste
SEMIKRON Pty Ltd 8/8 Garden Rd Clayton Melbourne 3168 VIC Australia Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste For some years now, the elimination of bond
More informationSURFACE-MOUNTING OF POWER DEVICES TO ALUMINUM HEAT SINKS
TO ALUMINUM HEAT SINKS SMTA PanPacific Thermal Management Hawaii March 11, 2004 Jim Fraivillig Fraivillig Technologies Boston, MA PowerSite technology. Convert aluminum heat sinks to surface-mount applications
More informationHigh Performance Spring Probe and 0.35mm pitch Elastomeric Contact by Stamping Process
High Performance Spring Probe and 0.35mm pitch Elastomeric Contact by Stamping Process Company Logo Samuel Pak, A.J. Park IWIN Co. Ltd. 363-883 South Korea, Choongbuk, Chungwon, Ohchang- eup Yangchung-
More informationAlternatives to Vertical Probing
Alternatives to Vertical Probing Philip W. Seitzer Distinguished Member of Technical Staff Equipment Engineering & Development Lucent Technologies, Allentown, PA 6/4/00 1 Outline Vertical Probing Background
More informationII. A. Basic Concept of Package.
Wafer Level Package for Image Sensor Module Won Kyu Jeung, Chang Hyun Lim, Jingli Yuan, Seung Wook Park Samsung Electro-Mechanics Co., LTD 314, Maetan3-Dong, Yeongtong-Gu, Suwon, Gyunggi-Do, Korea 440-743
More informationSystem in Package: Identified Technology Needs from the 2004 inemi Roadmap
System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It
More informationWhen can we turn out the lights at Probe?
STeP Strategic Test Partners When can we turn out the lights at Probe? Ron Leckie Agenda: Processes People Software Financial Equipment A Pro-Active Step Outlook Semiconductor Manufacturing Mask Mfg.
More informationBeam Leads. Spider bonding, a precursor of TAB with all-metal tape
Beam Leads The vast majority of chips are intended for connection with thermosonic bonds: all other methods require some modification to the wafer. As early as 1972, Jordan described three gang-bonding
More informationAPPLICATION NOTE AN08 Assembly Process Guidelines
APPLICATION NOTE AN08 Assembly Process Guidelines General Description The packages with solder balls from ESPROS Photonics are Wafer-Level Chip-Scale Packages (WL-CSP) for use in standard SMT assembly
More informationElectrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer
Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,
More informationFlip Chip Bump Electromigration Reliability: A comparison of Cu Pillar, High Pb, SnAg, and SnPb Bump Structures
Flip Chip Bump Electromigration Reliability: A comparison of Cu Pillar,,, and SnPb Bump Structures Ahmer Syed, Karthikeyan Dhandapani, Lou Nicholls, Robert Moody, CJ Berry, and Robert Darveaux Amkor Technology
More informationFreescale Semiconductor Tape Ball Grid Array (TBGA) Overview
Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Processing Technology Topics CMOS Processing Technology Semiconductor Processing How do we make a transistor? Fabrication Process Wafer Processing Silicon single crystal
More informationBulk MEMS Fabrication Details Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Bulk MEMS Fabrication Details Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester,
More information