Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Size: px
Start display at page:

Download "Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C"

Transcription

1 EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1

2 Motivation Increased requirements of high power semiconductor device module for future automotive, aerospace and green & renewable energy industry Emerging wide band gap power devices : SiC and GaN can be operated >220 o C Renewable energy Electronic Vehicle 2 Source: Yole Source: Nissan Electronic Railway Source: Infineon Aerospace Hybrid Vehicle Page 2 Source: Toyota

3 Technology Trends 3 Technology trends for high power module and discrete : High temperature endurable materials >220 o C (silver sintering, encapsulations) High reliable and low stress interconnections (foil interconnects, ultrasonic bonding) Thermal cooling solution (Dual-side cooling / micro-channel cooling ) Source: Yole Page 3

4 4 Challenges to be Addressed Power Source Interconnection Power cycling endurance Temp cycle endurance Process optimization inter-metallic diffusion Thermal & Electrical properties Substrate (DBC) Temp cycling endurance Adhesion with Encapsulation Adhesion between Cu/Ceramic Surface finish Thermal & Electrical properties Encapsulation Materials Thermal endurance >220C Void free processing Lower stress (CTE, Modulus) High power insulation Moisture barrier Delamination free Power Module Plastic case Encapsulations Diode IGBT DBC substrate Base plate Wire Passive Passive component attach Thermal endurance >220C Void free processing Temp cycle endurance Electrical conductive Metallization > 220C Power Device Attach Thermal endurance >220C Void free processing Lower stress (CTE, Modulus) Electrical conductive Die backside metallization Power Discrete Wire IGBT Heat spreader Base plate (system board) Lead frame Thermal interface materials Thermal endurance > 220C Temp cycle endurance Delamination & fracture Thermal conductivity Reliability testing methodologies Reliability test spec Reliability testing method Failure Analysis / reliability model Modeling and predictions Thermal characterization Mechanical characterization Electro-thermal-mechanical coupling Reliability model (power cycling) Page 4

5 Objective Development and characterization of power semiconductor packages for high junction temperature endurable (>220 o C) solutions for next generation devices, including the following: Material solutions for TV1 and TV2 High temperature endurable die attach (Ag sintering, TLP bonding, Cu-Cu bonding) DBC surface finish option (Ni/Au finish, ENIG ) High temperature endurable encapsulation materials (High T g EMC) Cu based interconnection through EMWLP RDL process Thermal management solutions for TV1 and TV2 Dual side cooling structure package development and packaging process optimization High temperature endurable, high conductive TIM materials ( Ag sintering ) Package characterization and Reliability for TV1 and TV2 Mechanical &Thermal modeling and characterization Power cycling modeling : electro-thermal- mechanical coupled analysis Reliability and failure analysis Conventional Power Module Diode Plastic case Encapsulations DBC substrate IGBT Project Proposal Wire Passive TV1* : Novel Dual side cooling Power Module Top RDL layer Diode * To be finalized with members input Heat spreader IGBT Page 5 Wire Base plate Conventional Power discrete * IGBT Heat spreader Base plate (system board) Lead frame * Conventional test vehicle with new material option can be considered as project test vehicle on the basis of members assembly support Heat spreader TV2* : Novel Dual side cooling Power Discrete Heat spreader IGBT Heat spreader

6 Design Optimization and Reliability Prediction for Power Module/Discrete with Dual Side Cooling Structural modeling and interconnection life prediction for novel dual side cooling power module Power source/gate/drain RDL design optimization for stress minimization Interconnection fatigue life prediction (plastic constitutive model for Cu RDL) Packaging material properties effect on the investigation Electro-thermo-mechanical coupled power cycling impact modeling Thermal modeling and characterization Thermal resistance modeling for selected material set and design Experimental Thermal resistance Rth jc characterization Liquid based active cooling investigation Page 6 Ref. Hua Lua et al. Lifetime Prediction for Power Electronics Module Substrate Mount-down Solder Interconnect Proceedings of HDP 07 Ref. Institute of Microelectronics Dual side cooling effect T jmax decreased compared with single side cooling

7 High Temperature Endurable Materials for Power Module with T jmax > 220 o C High Temperature Power Device interconnection development High temperature endurable die attach (drain) Micro/Nano Ag sintering (pressure less) TLP bonding : Cu-Sn(415 o C), Ag-Sn(480 o C) Direct Cu-Cu ultrasonic bonding Device backside metallization Substrate surface finish option (Ni/Au finish, ENIG) Power source and gate interconnect through Electrolytic Cu Patterning Ref. Institute of Microelectronics Micro Ag particles sintered by pressure less process TLP bonding (Cu-Sn) used in Infineon XT modules in 2010 High Temperature Endurable Compounds Development High glass transition temperature (T g >200 o C) High thermal conductive compounds (~3W/m-K ) Compatible with Wafer level fan-out process Investigation on thermal degradation (< 3%wt) with continuous exposure to 220 o C Low stress, low thermal mismatch Page 7 Chin-Lung Chiang et.al Thermal stability and degradation kinetics of novel organic/inorganic epoxy hybrid Thermochimica Acta 453 (2007) thermal degradation kinetics for epoxy

8 High Temperature Endurable Materials for Power Module with T jmax > 220 o C Thermal Interface Material investigation High conductive /temperature endurable Metallic TIM (Ag sintering) with high power insulation layer (Al 2 O 3 ) Polymeric TIM with conductivity > 4W/m-K Thickness control Thermal performance consistency investigation after reliability test High Temperature Endurable Dielectric passivation layer High glass transition temperature (T g >200 o C) BCB, Polyimide photo sensitive PR Compatible with Wafer level fan-out process Investigation on thermal degradation (< 3%wt) with continuous exposure to 220 o C Low stress, low thermal mismatch Source : Danfoss Ag sintering for TIM TIM layer crack propagation Source : Danfoss Page 8

9 Dual Side Cooling Power Module Process Optimization and Reliability Assessment Dual side Cooling Power Module Assembly Process development Cu clip (Ag plated) attachment / alignment Evaluation of molding material Liquid, Granular Process condition (Temperature, time, pressure) Module shift analysis & control Die/ module pick & place tolerance Minimum clearance between die Warpage control Heat spreader attach and TIM process IME s Novel Dual side Cooling Power Module Assembly Process Reliability Assessments for High Power Application Temperature cycling (Test condition : TBD* 1 ) High Temperature Storage ( 220 o C/ 1000 hrs ) HAST (non-biased) Power Cycling test (optional* 2 ) Failure analysis Tilo Poller et al. Influence of thermal cross-couplings on power cycling lifetime of IGBT power modules CIPS 2102 Power cycling : IGBT with 300W,10Hz Page 9 *1 To be finalized with members input *2 Need member s support on actual SiC wafer and testing

10 Page 10 Thermal and Structural optimization and life prediction for novel dual side cooling power module Interconnection fatigue life prediction (plastic constitutive model for Cu RDL) Packaging material properties effect on the test vehicle Thermal modeling characterization for selected material set and test vehicles Electro-thermo-mechanical coupled power cycling impact analysis T jmax >220 o C : High Temperature Endurable Power Device Packaging material Solutions (interconnect/encapsulation/tim) High temperature endurable die attach material characterization using Micro/Nano Ag sintering, TLP bonding, Direct Cu-Cu ultrasonic bonding Power source and gate interconnect through Electrolytic Cu Patterning Wafer level Fan-out compatible compounds characterization TIM process optimization for dual side application Dual side Cooling Power Module Assembly Process development Copper clip (Ag plated) attachment / alignment Mold Process condition optimization (Temperature, time, pressure) Heat spreader attach and TIM process Reliability Assessments & F/A for Novel High Power Module Temperature cycling High Temperature Storage / Low Temperature Storage HAST (non-biased) Power Cycling test (optional) Failure analysis * To be finalized Possible Research Outcome*

11 Members Inputs Project Flow Finalize Project scope and test vehicles specifications Identify high thermal endurable materials and evaluation (Members to provide inputs) Scope Planning Material investigation Process and assembly Modeling & characterization Final reliability Thermal Modeling & Simulation Analysis Mechanical Modeling & Simulation Analysis on stress and reliability Initial Material evaluation and quick reliability test TV1,2 Dual cooling effect Power cycling modeling Electro-Thermo-mechanical Test methodologies (Thermal and Reliability ) Power module EWLP Assembly process optimization. Device chip* (fabrication/purchase) EWLP process modeling flow/warpage TV1 Thermal performance sample matrix TV2 Thermal performance sample matrix TV2 Reliability test sample matrix TV1 Reliability test sample matrix Note: * Electric testing will be carried out based on device chip availability Project Time line and schedule : Nov 2012 to June 2014 Page 11 Thermal performance testing Dual side cooling effect analysis with active cooling Reliability testing Failure analysis and report writing

12 Page 12

Packaging Technologies for SiC Power Modules

Packaging Technologies for SiC Power Modules Packaging Technologies for SiC Power Modules Masafumi Horio Yuji Iizuka Yoshinari Ikeda ABSTRACT Wide bandgap materials such as silicon carbide (SiC) and gallium nitride (GaN) are attracting attention

More information

Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste

Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste SEMIKRON Pty Ltd 8/8 Garden Rd Clayton Melbourne 3168 VIC Australia Power Electronics Packaging Revolution Module without bond wires, solder and thermal paste For some years now, the elimination of bond

More information

Advanced Power Module Packaging for increased Operation Temperature and Power Density

Advanced Power Module Packaging for increased Operation Temperature and Power Density 15th International Power Electronics and Motion Control Conference, EPE-PEMC 2012 ECCE Europe, Novi Sad, Serbia Advanced Power Module Packaging for increased Operation Temperature and Power Density Peter

More information

Long-term reliability of SiC devices. Power and Hybrid

Long-term reliability of SiC devices. Power and Hybrid Long-term reliability of SiC devices Power and Hybrid Rob Coleman Business Development and Applications Manager TT electronics, Power and Hybrid Roger Tall Product Specialist Charcroft Electronics Ltd

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

SLID bonding for thermal interfaces. Thermal performance. Technology for a better society

SLID bonding for thermal interfaces. Thermal performance. Technology for a better society SLID bonding for thermal interfaces Thermal performance Outline Background and motivation The HTPEP project Solid-Liquid Inter-Diffusion (SLID) Au-Sn SLID Cu-Sn SLID Reliability and bond integrity Alternative

More information

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip EPRC 12 Project Proposal Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip 15 th Aug 2012 Page 1 Introduction: Motivation / Challenge Silicon device with ultra low k

More information

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and

More information

Available online at ScienceDirect. Procedia Engineering 79 (2014 )

Available online at  ScienceDirect. Procedia Engineering 79 (2014 ) Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 79 (2014 ) 333 338 37th National Conference on Theoretical and Applied Mechanics (37th NCTAM 2013) & The 1st International Conference

More information

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics

More information

WorkShop Audace. INSA ROUEN 8 juin 2012

WorkShop Audace. INSA ROUEN 8 juin 2012 WorkShop Audace INSA ROUEN 8 juin 2012 Global Standards for the Microelectronics Industry JEDEC standards for product level qualification Christian Gautier Content JEDEC overview Environmental reliability

More information

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.

Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S. Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S. Henkel Electronic Materials Agenda 1. Introduction 2. Motivation 3. Interconnect

More information

Recent Advances in Die Attach Film

Recent Advances in Die Attach Film Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The

More information

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.

More information

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging

More information

Key words: microprocessor integrated heat sink Electronic Packaging Material, Thermal Management, Thermal Conductivity, CTE, Lightweight

Key words: microprocessor integrated heat sink Electronic Packaging Material, Thermal Management, Thermal Conductivity, CTE, Lightweight Aluminum Silicon Carbide (AlSiC) Microprocessor Lids and Heat Sinks for Integrated Thermal Management Solutions Mark A. Occhionero, Robert A. Hay, Richard W. Adams, Kevin P. Fennessy, and Glenn Sundberg

More information

Power Cycling Test

Power Cycling Test 390 11 Packaging and Reliability of Power Devices The SAM images of the chip-to-substrate interface show no indications of any fatigue in the chip solder interfaces, but it presents black areas in the

More information

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY

ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY Herbert J. Neuhaus, Ph.D., and Charles E. Bauer, Ph.D. TechLead Corporation Portland, OR, USA herb.neuhaus@techleadcorp.com ABSTRACT Solder

More information

LED Die Attach Selection Considerations

LED Die Attach Selection Considerations LED Die Attach Selection Considerations Gyan Dutt & Ravi Bhatkal Alpha, An Alent plc Company Abstract Die attach material plays a key role in performance and reliability of mid, high and super-high power

More information

PCB Technologies for LED Applications Application note

PCB Technologies for LED Applications Application note PCB Technologies for LED Applications Application note Abstract This application note provides a general survey of the various available Printed Circuit Board (PCB) technologies for use in LED applications.

More information

TIMAwave a novel test stand for thermal diffusivity measurement based on the Angstrom s method

TIMAwave a novel test stand for thermal diffusivity measurement based on the Angstrom s method 1 TIMAwave a novel test stand for thermal diffusivity measurement based on the Angstrom s method 12th European Advanced Technology Workshop on Micropackaging and Thermal management La Rochelle, France

More information

High Yield Dicing of 100 mm and 150 mm SiC Wafer with High Throughput

High Yield Dicing of 100 mm and 150 mm SiC Wafer with High Throughput High Yield Dicing of 100 mm and 150 mm SiC Wafer with High Throughput Hans-Ulrich Zühlke (3D-Micromac, Chemnitz) Dirk Lewke (Fraunhofer IISB, Erlangen) Content 1. Motivation 2. Basics of TLS-Dicing 3.

More information

Keeping Cool!: selecting high performance thermal materials for LED Lighting applications. Ian Loader 25/03/14

Keeping Cool!: selecting high performance thermal materials for LED Lighting applications. Ian Loader 25/03/14 Keeping Cool!: selecting high performance thermal materials for LED Lighting applications Ian Loader 25/03/14 1 Target Points to cover Basics of Thermal Management Considerations for thermal materials

More information

Making the most out of SiC. Alexander Streibel, Application Engineer

Making the most out of SiC. Alexander Streibel, Application Engineer Making the most out of SiC Alexander Streibel, Application Engineer WBG Power Conference December 5 th, Munich 2017 Content 1 Introduction to Danfoss Silicon Power 2 3 Danfoss Technologies DSP Activities

More information

PCTB PC-LAB. Power Cycling Testbench for Power Electronic Modules. Power Cycling Test Laboratory

PCTB PC-LAB. Power Cycling Testbench for Power Electronic Modules. Power Cycling Test Laboratory PCTB Power Cycling Testbench for Power Electronic Modules PC-LAB Power Cycling Test Laboratory Technical Information PCTB power cycling test bench alpitronic has many years of experience in developing

More information

Failure Modes in Wire bonded and Flip Chip Packages

Failure Modes in Wire bonded and Flip Chip Packages Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization

More information

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN

FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN FRAUNHOFER INSTITUTE FOR RELIABILITY AND MICROINTEGRATION IZM DEPARTMENT WAFER LEVEL SYSTEM INTEGRATION BERLIN WAFER LEVEL SYSTEM INTEGRATION ELECTRONIC PACKAGING AT FRAUNHOFER IZM The Fraunhofer Institute

More information

Fraunhofer IZM Berlin

Fraunhofer IZM Berlin Fraunhofer IZM Berlin Advanced Packaging for High Power LEDs Dr. Rafael Jordan SIIT Agenda Gluing Soldering Sintering Transient Liquid Phase Bonding/Soldering Thermo Compression Junction Temperature Measurements

More information

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS Varughese Mathew NXP Semiconductors 6501 William Cannon Drive, Austin TX, USA Automotive Innovation Driven by Electronics

More information

An Innovative High Throughput Thermal Compression Bonding Process

An Innovative High Throughput Thermal Compression Bonding Process An Innovative High Throughput Thermal Compression Bonding Process Li Ming 2 September 2015 Outline Introduction Throughput improved TCB Process Liquid Phase Contact (LPC) bonding Flux-LPC-TCB under inert

More information

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication Abstract Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication Dave Sommervold, Chris Parker, Steve Taylor, Garry Wexler. The Bergquist Company Prescott,

More information

NOVEL MATERIALS FOR IMPROVED QUALITY OF RF-PA IN BASE-STATION APPLICATIONS

NOVEL MATERIALS FOR IMPROVED QUALITY OF RF-PA IN BASE-STATION APPLICATIONS Novel Material for Improved Quality of RF-PA in Base-Station Applications Co-Authored by Nokia Research Center and Freescale Semiconductor Presented at 10 th International Workshop on THERMal INvestigations

More information

Interface Degradation of Al Heavy Wire Bonds on Power Semiconductors during Active Power Cycling measured by the Shear Test

Interface Degradation of Al Heavy Wire Bonds on Power Semiconductors during Active Power Cycling measured by the Shear Test Interface Degradation of Heavy Wire Bonds on Power Semiconductors during Active Power Cycling measured by the Shear Test Jens Goehre, Fraunhofer IZM, Berlin, Germany Martin Schneider-Ramelow, Fraunhofer

More information

3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES

3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES 3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES Zhen Zhang, Charlie J Zhai, and Raj N Master Advanced Micro Devices, Inc. 1050 E. Arques Ave., Sunnyvale, CA 94085, USA Phone:

More information

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab Nondestructive Internal Inspection The World s Leading Acoustic Micro Imaging Lab Unmatched Capabilities and Extensive Expertise At Your Service SonoLab, a division of Sonoscan, is the world s largest

More information

Panel Discussion: Advanced Packaging

Panel Discussion: Advanced Packaging Dr. Steve Bezuk Senior Director IC Packaging Engineering Qualcomm Technologies, Inc. Panel Discussion: Advanced Packaging PAGE 1 Technical Challenges of Packaging (Mobile Focus) Materials Die materials

More information

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Appendices 1. User Commitment Form 2. Supplier Compliance Form Table of contents 1. Background 2.

More information

COFAN USA. Meeting your Project needs.

COFAN USA. Meeting your Project needs. COFAN USA Meeting your Project needs www.cofangroup.com PCB Substrate Pre-preg Category SEKISUI Laird T-Clad Denka PCB Substrate Pre-preg Category In the PCB industry, there are a couple major Pre-preg

More information

KGC SCIENTIFIC Making of a Chip

KGC SCIENTIFIC  Making of a Chip KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process

More information

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications

Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Ed Elce, Chris Apanius, Jeff Krotine, Jim Sperk, Andrew Bell, Rob Shick* Sue Bidstrup-Allen, Paul Kohl Takashi Hirano,

More information

Silicon Nitride Substrates for Power Electronics. Ulrich Voeller, Bernd Lehmeier

Silicon Nitride Substrates for Power Electronics. Ulrich Voeller, Bernd Lehmeier Silicon Nitride Substrates for Power Electronics Ulrich Voeller, Bernd Lehmeier Table of content Si 3 N 4 1 2 3 4 Material characteristics Technology - comparison AMB/DBC Interfacial structure and chemistry

More information

Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys

Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys As originally published in the IPC APEX EXPO Conference Proceedings. Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys Mehran Maalekian Karl Seelig, V.P. Technology Timothy

More information

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT YOUR Strategic TECHNOLOGY PARTNER Wafer Back-End OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP PROTOTYping ENGINEERING TESTING SMT PRODUCTION CHIP ON BOARD SUPPLY CHAIN MANAGEMENT Next Level 0f

More information

Quality and Reliability Report

Quality and Reliability Report Quality and Reliability Report Product Qualification MASW-007921 2mm 8-Lead Plastic Package QTR-0148 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax: (978)

More information

RF System in Packages using Integrated Passive Devices

RF System in Packages using Integrated Passive Devices RF System in Packages using Integrated Passive Devices by Kai Liu, YongTaek Lee, HyunTai Kim, Gwang Kim, and Billy Ahn STATS ChipPAC 1711 W. Greentree Drive, Suite #117, Tempe, AZ 85284, USA Tel: 480-222-1722

More information

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi

More information

Selection and Application of Board Level Underfill Materials

Selection and Application of Board Level Underfill Materials Selection and Application of Board Level Underfill Materials Developed by the Underfill Materials Design, Selection and Process Task Group (5-24f) of the Assembly and Joining Committee (5-20) of IPC Supersedes:

More information

3D-WLCSP Package Technology: Processing and Reliability Characterization

3D-WLCSP Package Technology: Processing and Reliability Characterization 3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging

More information

Qualification Report. June, 1994, QTP# Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER DEVICE DESCRIPTION. Cascadable 32K x 9 FIFO

Qualification Report. June, 1994, QTP# Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER DEVICE DESCRIPTION. Cascadable 32K x 9 FIFO Qualification Report June, 1994, QTP# 92361 Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER CY7C460 CY7C462 CY7C464 CY7C470 CY7C472 CY7C474 DEVICE DESCRIPTION Cascadable 8K x 9 FIFO Cascadable

More information

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges

More information

Discrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06

Discrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06 Discrete Capacitor & Resistor Issues Anthony Primavera Boston Scientific CRM 11/13/06 Goal: Drive the Industry towards common test methods and best practices in manufacturing to reduce and or eliminate

More information

Intel Pentium Processor W/MMX

Intel Pentium Processor W/MMX Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

A New Thermal Management Material for HBLEDs based on Aluminum Nitride Ceramics

A New Thermal Management Material for HBLEDs based on Aluminum Nitride Ceramics A New Thermal Management Material for HBLEDs based on Aluminum Nitride Ceramics Thermal Management Challenges in HBLED Excess heat leads to a whole range of performance and reliability issues for high

More information

AN IGBT Module Reliability Application Note AN April 2015 LN32483 Author: Dinesh Chamund

AN IGBT Module Reliability Application Note AN April 2015 LN32483 Author: Dinesh Chamund IGBT Module Reliability Application Note AN5945-6 April 2015 LN32483 Author: Dinesh Chamund INTRODUCTION: Dynex Semiconductor products are used in a variety of power electronics systems such as power generation

More information

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan 3D Package Technologies Review with Gap Analysis for Mobile Application Requirements Apr 22, 2014 STATS ChipPAC Japan T.Nishio Contents Package trends and roadmap update Advanced technology update Fine

More information

Toyota Prius 4 PCU Power Modules

Toyota Prius 4 PCU Power Modules Toyota Prius 4 PCU Power Modules Toyota Prius 4 PCU modules integrate IGBT and freewheeling diodes onto innovative double side cooling packaging for hybrid electric vehicles, allowing better thermal dissipation,

More information

CHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING

CHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING CHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING Ian McEnteggart Microelectronics Business Manager Instron Limited, Coronation Road, High Wycombe, Buckinghamshire HP12 3SY www.instron.com/microelectronics

More information

TSV Interposer Process Flow with IME 300mm Facilities

TSV Interposer Process Flow with IME 300mm Facilities TSV Interposer Process Flow with IME 300mm Facilities Property of Institute of Microelectronics (IME)-Singapore August 17, 2012 Outline 1. TSV interposer (TSI) cross sectional schematic TSI with BEOL,

More information

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy

More information

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages

Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Bhavesh Varia 1, Xuejun Fan 1, 2, Qiang Han 2 1 Department of Mechanical Engineering Lamar

More information

Analog, MEMS and Sensor Group (AMS)

Analog, MEMS and Sensor Group (AMS) 05-13-2015 Report ID 2015-W20AMKOR-TRANSFER PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMS/15/9324 Analog, MEMS and Sensor Group (AMS) Production transfer from Amkor Korea to Amkor Philippines for component

More information

Typical Properties. THERMATTACH Dielectric Thickness Thermal Material Strength Carrier Color inches (mm) Impedance Features/Typical Applications (Vac)

Typical Properties. THERMATTACH Dielectric Thickness Thermal Material Strength Carrier Color inches (mm) Impedance Features/Typical Applications (Vac) THERMATTACH Typical Applications bonding heat sinks to plastic packages (T410 and T411) bonding heat sinks to metal or ceramic packages (T404,T405 and T412) heat spreader to circuit board attachment (T413

More information

Three-Dimensional Flow Analysis of a Thermosetting. Compound during Mold Filling

Three-Dimensional Flow Analysis of a Thermosetting. Compound during Mold Filling Three-Dimensional Flow Analysis of a Thermosetting Compound during Mold Filling Junichi Saeki and Tsutomu Kono Production Engineering Research Laboratory, Hitachi Ltd. 292, Yoshida-cho, Totsuka-ku, Yokohama,

More information

Investigation of Interface Delamination of EMC-Copper Interfaces in Molded Electronic packages

Investigation of Interface Delamination of EMC-Copper Interfaces in Molded Electronic packages Agenda Investigation of Interface Delamination of EMC-Copper Interfaces in Molded Electronic packages A.Yadur 1,2, P. Gromala 2, Dipl.-Ing. Axel Mueller 3 1Robert Bosch Engineering and Business Solutions

More information

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability Simulation of Embedded Components in PCB Environment and Verification of Board Reliability J. Stahr, M. Morianz AT&S Leoben, Austria M. Brizoux, A. Grivon, W. Maia Thales Global Services Meudon-la-Forêt,

More information

High Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper

High Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper High Efficiency UV LEDs Enabled by Next Generation Substrates Whitepaper Introduction A primary industrial market for high power ultra-violet (UV) LED modules is curing equipment used for drying paints,

More information

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) Content 1. Geometric properties 1.01. Available ceramic types / thicknesses... 03 1.02. thicknesses (standard)... 03 3. Quality

More information

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Semiconductor IC Packaging Technology Challenges: The Next Five Years SPAY025 May 2006 White Paper Mario A. Bolanos, Director Semiconductor Group Packaging Technology Development, Texas Instruments In the era of communications and entertainment, growth of consumer electronics

More information

SCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability

SCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability Voids at / Solder Interface and Their Effects on Solder Joint Reliability Zequn Mei, Mudasir Ahmad, Mason Hu, Gnyaneshwar Ramakrishna Manufacturing Technology Group Cisco Systems, Inc. Acknowledgement:

More information

Development of a New-Generation RoHS IGBT Module Structure for Power Management

Development of a New-Generation RoHS IGBT Module Structure for Power Management Transactions of The Japan Institute of Electronics Packaging Vol. 1, No. 1, 2008 Development of a New-Generation RoHS IGBT Module Structure for Power Management Yoshitaka Nishimura*, Tatsuo Nishizawa*,

More information

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong

More information

Joining of Dissimilar Automotive Materials

Joining of Dissimilar Automotive Materials Joining of Dissimilar Automotive Materials P.K. Mallick William E. Stirton Professor of Mechanical Engineering Director, Center for Lighweighting Automotive Materials and Processing University of Michigan-Dearborn

More information

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be

More information

Quality and Reliability Report

Quality and Reliability Report Quality and Reliability Report Product Qualification MAAM-008819 2mm 8-Lead PDFN Plastic Package QTR-0147 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax:

More information

HBLED packaging is becoming one of the new, high

HBLED packaging is becoming one of the new, high Ag plating in HBLED packaging improves reflectivity and lowers costs JONATHAN HARRIS, President, CMC Laboratories, Inc., Tempe, AZ Various types of Ag plating technology along with the advantages and limitations

More information

Die Attach Film Performance in 3D QFN Stacked Die.

Die Attach Film Performance in 3D QFN Stacked Die. Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan Malaysia 43600 UKM Bangi, Selangor

More information

FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION

FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION NCCAVS Joint Users Group Technical Symposium San Jose, June 7 th, 2017 Markus Arendt, SÜSS MicroTec

More information

Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design

Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design Yuci Shen *1, Leilei Zhang ** and Xuejun Fan * * Lamar University, Beaumont, Texas ** NVIDIA Corporation, Santa Clara, California

More information

EV Group 300mm Wafer Bonding Technology July 16, 2008

EV Group 300mm Wafer Bonding Technology July 16, 2008 EV Group 300mm Wafer Bonding Technology July 16, 2008 EV Group in a Nutshell st Our philosophy Our mission in serving next generation application in semiconductor technology Equipment supplier for the

More information

History and Future Development of Heat Spreader Products

History and Future Development of Heat Spreader Products FEATURED TOPIC History and Future Development of Heat Spreader Products Hiroshi KATSUTANI*, Shinichi YAMAGATA and Izumi NAKAMURA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

More information

Gage Series Stress Analysis Gages

Gage Series Stress Analysis Gages GAGE SERIES All Micro-Measurements strain gages incorporate precision foil grids mounted on organic backing materials. The strain-sensing alloys and backing materials cannot be arbitrarily combined in

More information

Close supply chain collaboration enables easy implementation of chip embedded power SiP

Close supply chain collaboration enables easy implementation of chip embedded power SiP Close supply chain collaboration enables easy implementation of chip embedded power SiP Gerald Weidinger, R&D Project Leader, AT&S AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13

More information

FLIP CHIP CHIP ON BOARD SMT ENGINEERING OPTO PACKAGING SUPPLY CHAIN MANAGEMENT TESTING YOUR INNOVATIVE TECHNOLOGY PARTNER PRODUCTION CONCEPT

FLIP CHIP CHIP ON BOARD SMT ENGINEERING OPTO PACKAGING SUPPLY CHAIN MANAGEMENT TESTING YOUR INNOVATIVE TECHNOLOGY PARTNER PRODUCTION CONCEPT YOUR INNOVATIVE TECHNOLOGY PARTNER CHIP ON BOARD OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP ENGINEERING TESTING PRODUCTION SMT SUPPLY CHAIN MANAGEMENT PROTOTYPES HIGH-PRECISION ASSEMBLY OF MICRO-

More information

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX 1- What is 2- How does it work? 3- How do we make it? 4- Applications 5- Processing? WHAT IS? Thick aluminium based substrate, cladded in ED copper foil. Designed for an effective thermal dissipation and

More information

The 3D Silicon Leader

The 3D Silicon Leader The 3D Silicon Leader TSV technology embedding high density capacitors for advanced 3D packaging solutions IMAPS Device Packaging Conference 2014 Catherine Bunel 2014.03.12 Outline Introduction IPDiA s

More information

MATERIALS CHALLENGE FOR SHINGLED CELLS INTERCONNECTION

MATERIALS CHALLENGE FOR SHINGLED CELLS INTERCONNECTION MATERIALS CHALLENGE FOR SHINGLED CELLS INTERCONNECTION Guy Beaucarne Dow Corning 6 th Workshop on Metallization and Interconnection of crystalline silicon solar cells Konstanz, 3 May 2016 Introduction

More information

HEAT SPREADERS. Heat Spreaders. and C-Wing

HEAT SPREADERS. Heat Spreaders. and C-Wing T-Wing TM and C-Wing Chomerics family of thin heat spreaders provides a low-cost, effective means of cooling IC devices in restricted spaces where conventional heat sinks aren t appropriate. T-Wing spreaders

More information

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications

Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,

More information

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and

More information

Thermal Symposium August Minteq International, Inc. Pyrogenics Group A Thermal Management Solution for State-of-the-Art Electronics

Thermal Symposium August Minteq International, Inc. Pyrogenics Group A Thermal Management Solution for State-of-the-Art Electronics Thermal Symposium August 9-10 2017 Minteq International, Inc. Pyrogenics Group A Thermal Management Solution for State-of-the-Art Electronics Mark Breloff Technical Sales Manager 1 Electronics power requirements

More information

Plasma for Underfill Process in Flip Chip Packaging

Plasma for Underfill Process in Flip Chip Packaging Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015

More information

System Level Effects on Solder Joint Reliability

System Level Effects on Solder Joint Reliability System Level Effects on Solder Joint Reliability Maxim Serebreni 2004 2010 Outline Thermo-mechanical Fatigue of solder interconnects Shear and tensile effects on Solder Fatigue Effect of Glass Style on

More information

Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages

Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages Board Level Reliability Improvement in ewlb (Embedded Wafer Level BGA) Packages by Seng Guan Chow, Yaojian Lin, Bernard Adams * and Seung Wook Yoon** STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442

More information

Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging

Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging Simulation Study on the Warpage Behavior and Board-level Temperature Cycling Reliability of PoP Potentially for High-speed Memory Packaging Wei Sun, W.H. Zhu, Kriangsak Sae Le and H.B. Tan United Test

More information

Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology

Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology Development of Exposed Die Large Body to Die Size Ratio Wafer Level Package Technology by J. Osenbach 1, S. Emerich1, L. Golick1, S. Cate 2, M. Chan3, S.W. Yoon 3, Y.J. Lin 4 & K. Wong 5, 1LSI Corporation

More information

Integrated Copper Heat Slugs and EMI Shields in Panel Laminate (LFO) and Glass Fanout (GFO) Packages for High Power RF ICs

Integrated Copper Heat Slugs and EMI Shields in Panel Laminate (LFO) and Glass Fanout (GFO) Packages for High Power RF ICs Integrated Copper Heat Slugs and EMI Shields in Panel Laminate (LFO) and Glass Fanout (GFO) Packages for High Power RF ICs Venky Sundaram, Bartlet Deprospo, Nahid Gezgin, Atomu Watanabe, P. Markondeya

More information

Hot Chips: Stacking Tutorial

Hot Chips: Stacking Tutorial Hot Chips: Stacking Tutorial Choon Lee Technology HQ, Amkor Enabling a Microelectronic World Mobile Phone Technology Change Feature Phone Smartphone Smartphones as a Percentage of All Phones Source : The

More information

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb)

System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb) System-in-Package (SiP) on Wafer Level, Enabled by Fan-Out WLP (ewlb) Steffen Kröhnert, José Campos, Eoin O Toole NANIUM S.A., Vila do Conde, Portugal Outline Short Company Overview NANIUM Introduction

More information

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish

The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish Julie Silk 1, Jianbiao Pan 2, Mike Powers 1 1 Agilent Technologies, 1400 Fountaingrove Parkway, Santa Rosa,

More information

Reliability Qualification Report

Reliability Qualification Report Reliability SUF-1000 SUF-2000 SUF-3000 SUF-4000 SUF-5000 The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions.

More information