Mastering the Tolerances Required by New PCB Designs. Brad Hammack Multek Doumen, China
|
|
- Marion Hudson
- 6 years ago
- Views:
Transcription
1 Mastering the Tolerances Required by New PCB Designs Brad Hammack Multek Doumen, China Abstract The packaging industry is driving the Printed Circuit Board (PCB) technology level in the direction of semiconductor requirements. High density PCB s are becoming commonplace in the network routers, automated test equipment, servers, and PDA sectors. The need for high density is becoming a common requirement. In order to fan out the high density packages, many layers are being added as finer lines, spacing and via diameters are approaching conventional manufacturing limits. These attributes are driving changes in base materials, imaging, etching, plating, soldermask, testing processes, and registration systems. This paper examines trends in PCB attributes, utilitizes a registration model and the Rayleigh distribution to predict capability for advanced registration requirements, and examines factor significance in achieving the exacting requirements for new PCB designs. Introduction There are multiple drivers for the increasing need for more function in less space. The drivers include added functions for character data, voice data, and image data. Additional drivers include increased memory and hard disk data transfer rates, bandwidth increase, surface area shrinks which increases the wattage required, increased use of ultra-small high speed circuits, increased number of high density components for speed acceleration, shorter distance between components, and reduced propagation delay. The rapid pace of change in packaging that has occurred in order to accommodate higher performance requirements, has posed several challenges in both PCB manufacturing and assembly processes. The increased density has lead to higher layer PCB designs, demanding improved registration tolerances in both manufacturing equipment and PCB processes. The improved registration tolerances are needed not only because of tolerance build up, but also due to reliability. PCB designs have experienced similar trends in line width and finished via diameter reduction. The reduction in line width is approaching current carrying limitations needed to support ASICS and CPU requirements. Available equipment and material sets are approaching conventional limits for volume production processes. Technology Drivers Several technology drivers are converging at the PCB level, dictating more demanding requirements for base materials, design, and reduction in manufacturing process variation. The need for improved thermal stability due to lead free is leading fabricators to phenolic cured resin systems versus dicyandiamide. Interconnect speeds are increasing, eventually exceeding 1000Mb/sec. This will limit trace length in order to manage attenuation losses. When we examine the trends for line width figure 1, drilled hole diameter figure 2, and pad attachment density figure 3, coupled with the dynamics of emerging product requirements, there is only one conclusion. PCB designs will have to increase in layer count. In order to predict the amount of manufacturing variation that is allowable, registration modeling can be useful. It is important to identify all of the factors that effect registration during the PCB fabrication process. For purposes of this paper, not all factors will be examined, but a critical few will be incorporated into the analysis. 1 / 5
2 Figure 1: Line Width Reduction Figure 2: Via Size Reduction 2 / 5
3 While PCB photolithography, and drilling processes have been utilized to demonstrate the trends over the past two decades, the packaging trend of pad attachment density continues to accelerate. This trend is a contributing factor for the addition of layers to PCB s and the more exacting tolerance requirements for fine pitch components. Figure 3: PCB Attachment Pad Density Registration Modeling A simple registration capability model can be used to determine your current registration budget. The significant factors affecting registration are photo plotting, artwork dimensional stability, base material dimensional stability, post etch punch variation, drilling set up and hole location. Process Variable Std Dv Artwork Plotting Artwork Front-Back Post Etch Punch Dimensional Stability Inner Layer Std Dev Inner layer +/- 3 s Drill Set Up Hole Location Drill s Drill +/- 3s Overall 's' Overall +/- 3s Drill + (?) Capability (2 x Overall +/- 3s) Figure4: Registration Capability Model Source (Format): American Testing Corporation 3 / 5
4 Taking the capability model a step further, and utlilizing a weibull distribution (Rayleigh) in this case, one can predict the success rate for a given registration requirement. Assume that the drill diameter is.0098, the pad is.0188, and there is a one mil annular ring requirement. Using the overall standard deviation from Figure 5 (2.434) With.001" Annular Ring, Clearance per side =.0035" " Accuracy radius =.0035" Pad Dia ==>.0188" Drill Dia " Figure 5: Drill + 9 And the cumulative distribution function F(x) = 1-e -(r*2/(2*sigma2)) Solving for F(x) = Given a PWB with 10,000 holes requiring the registration above, 6443 holes would be in tolerance. Figure 7 shows the effect of dimensional variability (standard deviation) and the requirement in order to achieve 100% success. Overall Std Dev F(x) r2/2*sigma2 c=sqrt(2*sigma) Figure 6: Cumulative Distribution Function Size, pattern, and positional tolerances are continuing to increase as next generation PCB designers struggle to route out the packages driving these changes. Figure 7 illustrates these changing requirements. 4 / 5
5 Additional requirements for conductive-anodic-filament (CAF) and insulation resistance has increased the concern over registration capabilities. New base materials designed to withstand higher thermal processes, exhibit less Z-axis expansion, pass IST and T288 testing, with improved dimensional stability are rapidly being commercialized. M anufacturing Tolerences Positional Tolerences In n er L a y e r P attern O u ter L a y er P atte rn H o le P o sitio n A ccu rac y S o ld e rm ask R eg istratio n S iz e T o leran ces Line W idth (Inner Layer) L in e W id th (O u te r L a y e r) T o o lin g H o le D iam ete r B o w an d T w ist C u rrent ±25 ±25 ±50 ± % Short Term ±12 ± % Long Term ±8 ±8 ± % Figure 7: Manufacturing Tolerances Roadmap Source: Japan s Institute of Electronics Packaging (Modified) Factor Significance The primary factors affecting the registration tolerance build up are (1) Base Materials (2) Tooling (3) Drilling true position, (4) Front to Back image registration, and (5) Artwork dimensional stability. Within the base material alone there are several factors. Using the IPC 4101A test method, the most significant factors affecting dimensional stability of the laminate are (1) Resin content lower is better, (2) Fiberglass diameter and weave balance larger is better, (3) Stabilization baking, and controlled cooling, (4) copper tooth profile lower is better, and (5) fiberglass cloth supplier. There are noticeable differences among different fiberglass cloth suppliers. Utilizing a single source for fiberglass helps minimize the variation. Choosing a supplier with the least amount of movement is not always the best. Selecting a fiberglass cloth supplier that has more consistent movement is recommended. Pin lamination is a must for next generation designs. While mass lamination systems are approaching the mid-teen layer count range, registration tolerances cannot be sustained for the higher layer designs. A regimented maintenance program is needed for maintaining pins, bushings, and registration plate tooling holes. Conclusion As semiconductor and PWB technologies converge, PWB fabricators, equipment manufacturers and material suppliers must work jointly to develop solutions for next generation products. The next generation designs will require tighter controls for front to back registration, drill hole true position, improved soldermask registration, and high speed electrical test equipment for fine pitch area testing. Future demand for products that have more functionality will continue at an accelerated pace. The use of conventional process technology will gradually yield more inefficacious results. Significant improvement in process control, variation reduction, and investment in process development will be a common focus among fabricators trying to maximize their return on technology investment. 5 / 5
Interconnection Reliability of HDI Printed Wiring Boards
Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Interconnection Reliability of HDI Printed Wiring Boards Tatsuo Suzuki Nec Toppan Circuit Solutions,
More informationVia Life vs. Temperature Stress Analysis of Interconnect Stress Test
Page 1 of 12 N P All BNP Media LINX Search H i 3 w Want to use this article? CLICK HERE for options!
More information14. Designing with FineLine BGA Packages
14. Designing with FineLine BGA Packages S51014-1.0 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices (PLDs)
More informationFreescale Semiconductor Tape Ball Grid Array (TBGA) Overview
Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the
More informationHighly Accelerated Thermal Shock Reliability Testing
Highly Accelerated Thermal Shock Reliability Testing by Bob E. Neves Microtek Laboratories, Inc. Anaheim CA and Rick B. Snyder Delphi Delco Electronics Systems, Inc. Kokomo IN and Timothy A. Estes Conductor
More informationFlex and Rigid-Flex Printed Circuit Design
Flex and Rigid-Flex Printed Circuit Design Old Content - visit altium.com/documentation Modified by on 29-Nov-2016 Related Videos Bending Lines Enhanced Layer Stack Management Layer Stack Regions A rigid-flex
More informationEvaluating the CAF (conductive anodic filament)
Technology report Evaluating the CAF (conductive anodic filament) resistance of multi-layered PWBs Akiko Kobayashi, Yuichi Aoki, Keiko To Headquarters ESPEC Corp. Technical Development A dvances in the
More informationFlexible Printed Circuits Design Guide
www.tech-etch.com/flex Flexible Printed Circuits Design Guide Multilayer SMT Assembly Selective Plating of Gold & Tin-Lead Fine Line Microvias Cantilevered & Windowed Leads 1 MATERIALS CONDUCTOR Copper
More informationCOFAN USA. Meeting your Project needs.
COFAN USA Meeting your Project needs www.cofangroup.com PCB Substrate Pre-preg Category SEKISUI Laird T-Clad Denka PCB Substrate Pre-preg Category In the PCB industry, there are a couple major Pre-preg
More informationPCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD
NCAB Group Seminars PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD NCAB GROUP PCB Production Process Introduction to Multilayer PCBs 2 Introduction to multilayer PCB s What is a multilayer
More informationIMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION
IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS
More informationNCAB Group PCB Specification
NCAB Group Seminar no. 9 NCAB Group PCB Specification NCAB GROUP NCAB Group PCB Specification 14 key features for durable and reliable PCB s NCAB GROUP NCAB Group PCB Specification 2 Are all PCB s created
More informationOptimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication
Abstract Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication Dave Sommervold, Chris Parker, Steve Taylor, Garry Wexler. The Bergquist Company Prescott,
More informationATS Document Cover Page
221-008 Item Rev Status: RELEASED printed 9/20/2017 2:27:42 PM by Les Deenin ATS: OPERATIN PROCEDURE ATS Document Cover Page Responsible Department: Supply Chain This copy is uncontrolled unless otherwise
More informationChallenges and Future Directions of Laser Fuse Processing in Memory Repair
Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.
More informationNewsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE
Test Services & Failure Analysis Laboratory April 2008 Newsletter INSIDE THIS ISSUE Features Solder Bump Electromigration Failure Solder Joint Failure Criteria External Inspection of PCBs Hollow Fibers
More informationIntroduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process
PCBs/Overview Printed Circuit Boards (PCB) Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process 29/09/2005 EE6471 (KR) 263 PCBs/Overview
More informationProcess & Capability Manual (Vol )
Process & Capability Manual (Vol. 12-2015) Seite 1 von 13 1 CHAPTER OVERVIEW 1 CHAPTER OVERVIEW... 2 2 MICROCIRTEC A SHORT PROFILE... 3 2.1 WHO WE ARE... 3 2.2 OBJECTIVES & MARKETS... 3 2.3 DECLARATION
More informationTGV and Integrated Electronics
TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass
More informationFairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages
Introduction AN-5026 Demanding space and weight requirements of personal computing and portable electronic equipment has led to many innovations in IC packaging. Combining the right interface and logic
More informationExtended-Frequency SMA Connectors
Extended-Frequency SM Connectors Extended-Frequency SM Connectors This brochure introduces two new series of connectors that extend SM performance beyond the MIL-PRF-39012 upper frequency limit of 18 GHz,
More informationPEC (Printed Electronic Circuit) process for LED interconnection
PEC (Printed Electronic Circuit) process for LED interconnection Higher wattage LED s/ power components or their placement in higher densities, requires a larger dissipation of heat in a more effective
More informationU.S. EPA-IPC Design for the Environment Printed Wiring Board Project Making Holes Conductive Performance Testing Results
U.S. EPA-IPC Design for the Environment Printed Wiring Board Project Making Holes Conductive Performance Testing Results Introduction Methods and Materials Discussion Acknowledgments Appendices: 1. Test
More informationDesign for Flip-Chip and Chip-Size Package Technology
Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability
More informationTMS320C6000 BGA Manufacturing Considerations
TMS320C6000 BGA Manufacturing Considerations David Bell C6000 Applications Team Abstract When designing with a high-density BGA package, it is important to be aware of different techniques that aid in
More informationDesign for Testability Guidelines. Conventional and EC-1 In-Circuit Test Fixtures
Design for Testability Guidelines Conventional and EC-1 In-Circuit Test Fixtures Revision F August 20, 2001 1. All test targets are preferred to be on one side of the PCB. ECT is quite capable of equipping
More informationCharacterizing the Lead-Free Impact on PCB Pad Craters
Characterizing the Lead-Free Impact on PCB Pad Craters Brian Roggeman and Wayne Jones Advanced Process Lab Universal Instruments Corp. Binghamton, NY 13902 Abstract Pad cratering in Printed Circuit Boards
More informationPrecision Engineered Parts
Precision Engineered Parts Photoetching Laser Cutting Forming Finishing Thin Metal Parts Flexible Circuits EMI Shielding Gaskets www.tech-etch.com PHOTOETCHING Tech-Etch specializes in the manufacture
More informationCorporate Presentation
Corporate Presentation Sales History NA PCB Industry s Peak NA PCB Industry s Trough Company Profile Established 1985 100% Equity Owners / Full-Time Operators 115,000 ft² Facility (15,000 ft² warehouse)
More informationRF-43. General Processing Guidelines
RF-43 General Processing Guidelines Petersburgh, NY Tel: 800-833-1805 Fax: 518-658-3988 Europe Tel: +353-44-38300 Fax: +353-44-44369 Asia Tel: +82-31-704-1858 Fax: +82-31-704-1857 www.taconic-add.com www.taconic.co.kr
More informationLead Free Assembly: A Practical Tool For Laminate Materials Selection
Lead Free Assembly: A Practical Tool For Laminate Materials Selection Erik J. Bergum David Humby Isola Abstract: The impending European RoHS legislation, restricting the use of lead containing solders,
More informationMATERIALS. September Construction Profiles and Material Decomposition p.18. Improved Thin-Film Resistor Material p.24
September 2013 Construction Profiles and Material Decomposition p.18 MATERIALS Improved Thin-Film Resistor Material p.24 High-Frequency Laminates for Hybrid Multilayer PCBs p.30 Material Selection for
More informationLow CTE / High Tg FR-4 with High Heat Resistance
Low CTE / High Tg FR-4 with High Heat Resistance Laminate: EM-827 Prepreg: EM-827B 1 Features Tg(DSC) > 170 Z direction CTE < 3.0% (50~260 ) High thermal degradation temperature: Td > 340 Excellent thermal
More informationImprovement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs
Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Joohan Lee, Joseph J. Griffiths, and James Cordingley GSI Group Inc. 60 Fordham Rd. Wilmington, MA 01887 jlee@gsig.com
More informationGRAPHIC MANUFACTURING CAPABILITY Q217-18
All features are design dependent and may not be achievable in combination Reduced Yield / Special values up ( or down ) to the standard limit are design and application dependent Standard features only
More informationWire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017
Amkor Technology, Inc. White Paper Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Abstract Expanding its ChipArray Ball Grid Array (CABGA) package form factor miniaturization
More informationBASE MATERIALS Through Assembly
Thermal Analysis of BASE MATERIALS Through Assembly Can current analytical techniques predict and characterize differences in laminate performance prior to exposure to thermal excursions during assembly?
More informationQualification and Performance Specification for Flexible Printed Boards
Qualification and Performance Specification for Flexible Printed Boards Developed by the Flexible Circuits Performance Specifications Subcommittee (D-12) of the Flexible Circuits Committee (D-10) of IPC
More informationDesign Rules & DFM for High-Speed Design
BEYOND DESIGN C O L U M N Design Rules & DFM for High-Speed Design by Barry Olney IN-CIRCUIT DESIGN PTY LTD AUSTRALIA Summary: Rules are necessary for compatibility with target manufacturing equipment
More informationAstra MT77 Processing Guide
Astra MT77 Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that
More informationIBM Laminate Study Group
IBM Laminate Study Group Lead-Free Laminate Robustness Brett Krull, Dept FM2 Nov 18, 2009 Agenda Introductions Laminate Robustness Background Qualification Methods Contributing Factors Past Work on Laminate
More informationFLEXIBLE & RIGID-FLEX CIRCUITS TECHNICAL ENGINEERING GUIDE. Delivering Quality Since 1952.
FLEXIBLE & RIGID-FLEX CIRCUITS TECHNICAL ENGINEERING GUIDE Delivering Quality Since 1952. DELIVERING QUALITY SINCE 1952. Epec Engineered Technologies designs and manufactures customized, built-to-print,
More informationIPC-TM-650 TEST METHODS MANUAL
3000 Lakeside Drive, Suite 309S Bannockburn, IL 60015-1249 TEST METHODS MNUL Number Conductive nodic Filament (CF) Resistance Test: X-Y xis Originating Task Group Electrochemical Migration Task Group (5-32e)
More informationInnovative Substrate Technologies in the Era of IoTs
Innovative Substrate Technologies in the Era of IoTs Dyi- Chung Hu 胡迪群 September 4, 2015 Unimicron Contents Introduction Substrate Technology - Evolution Substrate Technology - Revolution Glass substrate
More informationPERFORMANCE SPECIFICATION PRINTED WIRING BOARD, RIGID GENERAL SPECIFICATION FOR
The document and process conversion measures necessary to comply with this revision shall be completed by 31 December 1997. INCH-POUND MIL-PRF-55110F 31 May 1997 SUPERSEDING MIL-PRF-55110E 31 December
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationThe Universal PCB Design Grid System
The Universal PCB Design Grid System Tom Hausherr, Valor Computerized Systems Abstract: Mixing PCB Design Layout units will compromise perfection every time. PCB Design perfection starts with building
More informationBasisline Level 1 PCB production with mechanical through hole
LINE PROPOSALS Tel.: +49 (0) 2292/5036, Fax: +49 (0) 2292/6175, E-mail: support@bungard.de Bungard Line Proposals page 2 / 12 Basisline Level 1 PCB production with mechanical through hole Original Bungard
More information3D Packaging- Synthetic Quartz Substrate and Interposers for High Frequency Applications. Vern Stygar #1, Tim Mobley* 2 # Asahi Glass Corporation
3D Packaging- Synthetic Quartz Substrate and Interposers for High Frequency Applications Vern Stygar #1, Tim Mobley* 2 # Asahi Glass Corporation 4375 Northwest 235 th Avenue, Hillsboro OR USA 97124 1 vstygar@agem.com
More informationBOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES
BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES Ahmer Syed and WonJoon Kang Amkor Technology, Inc. 1900 S. Price Road Chandler, Arizona ABSTRACT There is a strong interest in
More information3M Anisotropic Conductive Film 5363
Technical Data November 2013 Product Description 3M Anisotropic Conductive Film (ACF) 5363 is a heat-bondable, electrically conductive adhesive film. The unbonded film is non-tacky at room temperature
More informationICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang
ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang Definition of ICD ICDs are any defect that occurs adjacent to the innerlayer
More informationLead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware
Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware November 19, 2009 M.Kelly, P.Eng, MBA Senior Engineer, ECAT Interconnect Technology Lead-Free Server Development Core Team
More informationDevelopment of System in Package
Development of System in Package In recent years, there has been a demand to offer increasingly enhanced performance for a SiP that implements downsized and lower-profile chips at lower cost. This article
More informationIPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA
IPC-AJ-820A Assembly and Joining Handbook The How and Why of All Things PCB & PCA 1 Scope To provide guidelines and supporting info for the mfg of electronic equipment To explain the HOW TO and WHY Discussions
More informationOPPORTUNITIES FOR SRI LANKAN PRODUCED ELECTRONIC PRINTED CIRCUITS IN USA
OPPORTUNITIES FOR SRI LANKAN PRODUCED ELECTRONIC PRINTED CIRCUITS IN USA Prepared by: EDSRSL /Washington DC September, 2017 CONTENTS Page 1. INTRODUCTION 02 2. MARKET TRENDS AND DEMAND 02 3. LOCAL PRODUCERS
More informationStack-up and routing optimization by understanding micro-scale PCB effects
Stack-up and routing optimization by understanding micro-scale PCB effects Authors: G. Romo, CST of America Chudy Nwachukwu, Isola Group Reydezel Torres-Torres, INAOE Seung-Won Baek, CST of America Martin
More informationPress Fit Rework Project. Project Update HDPUG Meeting Düren, Germany 06/05/14
Press Fit Rework Project Project Update HDPUG Meeting Düren, Germany 06/05/14 Background Since late 60 s or early 70 s First press fit was a square peg into a round hole using a fixed geometry solid pin
More informationLOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015
LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS Dr. Saad Ahmed XENON Corporation November 19, 2015 Topics Introduction to Pulsed Light Photonic sintering for Printed Electronics R&D Tools for
More informationResults of IPC Survey on REACH Preparedness in the North American and European Electronic Interconnect Industry
Results of IPC Survey on REACH Preparedness in the rth American and European Electronic Interconnect Industry July 2008 Produced by IPC Market Research 3000 Lakeside Drive, Bannockburn, IL 60015, USA www.ipc.org
More informationChallenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012
Challenges and Solutions for Cost Effective Next Generation Advanced Packaging H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012 Outline Next Generation Package Requirements ewlb (Fan-Out Wafer
More informationAdvances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes. Michael J. Carmody Chief Scientist, Intrinsiq Materials
Advances in Printing nano Cu and Using Existing Cu Based Manufacturing Processes Michael J. Carmody Chief Scientist, Intrinsiq Materials Why Use Copper? Lower Cost than Silver. Print on Numerous Substrates.
More informationHigh Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation
High Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation Specialty high frequency circuit materials have been used in the PCB industry for decades and for many different reasons. There
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationConductive Anodic Filament Growth Failure
Presented at IPC Printed Circuits Expo www.ipcprintedcircuitexpo.org Conductive Anodic Filament Growth Failure Tarun Amla Isola Abstract With increasing focus on reliability and miniaturized designs, Conductive
More informationWarpage Mechanism of Thin Embedded LSI Packages
Nakashima et al.: Warpage Mechanism of Thin Embedded LSI Packages (1/10) [Technical Paper] Warpage Mechanism of Thin Embedded LSI Packages Yoshiki Nakashima*, Katsumi Kikuchi*, Kentaro Mori*, Daisuke Ohshima**,
More informationOffshore Wind Turbines Power Electronics Design and Reliability Research
Offshore Wind Turbines Power Electronics Design and Reliability Research F. P. McCluskey CALCE/Dept. Of Mechanical Engineering University of Maryland, College Park, MD (301) 405-0279 mcclupa@umd.edu 1
More informationIBM Bottleneck Analysis
IBM Bottleneck Analysis by Hubert Harrer and Team Hubert Harrer IBM Deutschland Research & Development GmbH Schoenaicherstr. 220 71032 Boeblingen Germany hharrer@de.ibm.com Impact of Increased Bandwidth
More informationThe Compensation Problem and Solution Using Design of Experiments for Dense Multilayer Printed Circuit Boards
The Compensation Problem and Solution Using Design of Experiments for Dense Multilayer Printed Circuit Boards Wm. Gray McQuarrie Isola Chandler, AZ Abstract Imagine being able to accurately predict the
More informationSITV s Stack-ups and Loss. Add a subtitle
SITV s Stack-ups and Loss Add a subtitle SITV Stack-ups General Signal Integrity TV s are often used to characterize material performance There are a variety of TV s that use differing approaches and measurement
More informationHeritage Quality Performance
FEP FEATURES AND PROPERTIES Heritage Quality Performance Extruded, FEP insulated, high voltage wire and cable offers exceptional dielectric strength without the disadvantages common to equally rated silicone
More informationDESIGN FOR MANUFACTURABILITY AND ASSEMBLY (DFMA) 1.0 Scope
1.0 Scope This document prescribes requirements for design for manufacturability and assembly. The manufacturing issues covered are drawn from a list of findings from investigations of non conformances
More informationNano- And Micro-Filled Conducting Adhesives For Z-axis Interconnects
Nano- And Micro-Filled Conducting Adhesives For Z-axis Interconnects We take a look at micro-filled epoxy-based conducting adhesives modified with nanoparticles for z- axis interconnections, especially
More informationChoosing the Correct Capillary Design for Fine Pitch, BGA Bonding
Choosing the Correct Capillary Design for Fine Pitch, BGA Bonding Lee Levine, Principal Engineer phone 215-784-6036, fax 215-784-6402, email: llevine@kns.com and Michael J. Sheaffer, Director Technical
More information3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan
3D Package Technologies Review with Gap Analysis for Mobile Application Requirements Apr 22, 2014 STATS ChipPAC Japan T.Nishio Contents Package trends and roadmap update Advanced technology update Fine
More informationAdditive Circuit Technology Roadmap for HDD Suspension
Additive Circuit Technology Roadmap for HDD Suspension Speaker: Hitoki KANAGAWA Prepared by Y.Ooyabu Approved by T.Visit (PhD) NOTE; The contents of this data sheet are the exclusive property of NITTO
More informationPERFORMANCE SPECIFICATION
METRI MIL-PRF-31032/3 22 June 1997 PERFORMANE SPEIFIATION PRINTED WIRING BOARD, FLEXIBLE, SINGLE AND DOUBLE LAYER, WITH OR WITHOUT PLATED HOLES, WITH OR WITHOUT STIFFENERS, FOR SOLDERED PART MOUNTING This
More information10 Manor Parkway, Suite C Salem, New Hampshire
Micro-Precision Technologies (MPT) is an independent manufacturer of hybrid integrated circuits, multichip modules, and high-precision thick film substrates for the military, medical, avionics, optoelectronics,
More informationSOLDER JOINT RELIABILITY TEST SUMMARY
Project Number: SJR Tracking Code: TC0623-SEAF-SJR-1059 Requested by: Jeremy Wooldridge Date: 05/20/2008 Product Rev: D (SEAF), C (SEAM) Part #: SEAF-50-5.0-S-10-2-A/ SEAM-50-2.0-S-10-2-A SEAF-50-6.5-S-10-1-A/
More informationSystem in Package: Identified Technology Needs from the 2004 inemi Roadmap
System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It
More informationHigh Density PoP (Package-on-Package) and Package Stacking Development
High Density PoP (Package-on-Package) and Package Stacking Development Moody Dreiza, Akito Yoshida, *Kazuo Ishibashi, **Tadashi Maeda, Amkor Technology Inc. 1900 South Price Road, Chandler, AZ 85248, U.S.A.
More informationHKPCA Journal Issue 21
Conductive Anodic Filament: Mechanisms and Affecting Factors Winco K.C. Yung, PhD, Associate Professor PCB Technology Centre, Department of Industrial and Systems Engineering, The Hong Kong Polytechnic
More informationA New Approach for Early Detection of PCB Pad Cratering Failures
A New Approach for Early Detection of PCB Pad Cratering Failures Anurag Bansal, Gnyaneshwar Ramakrishna and Kuo-Chuan Liu Cisco Systems, Inc., San Jose, CA anurbans@cisco.com Abstract Pad cratering refers
More informationThermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing
Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing Todd Young Isola Frank Polakovic and Michael Carano Electrochemicals Inc.
More informationRecent Advances in Die Attach Film
Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The
More informationSpace product assurance
-Q-70-11A EUROPEAN COOPERATION FOR SPACE STANDARDIZATION Space product assurance Procurement of printed circuit boards Secretariat ESA-ESTEC Requirements & Standards Division Noordwijk, The Netherlands
More informationGeneral Information on the Assembly and Solder Pad Design of the DRAGON Family Application Note
General Information on the Assembly and Solder Pad Design of the DRAGON Family Application Note Abstract This application note gives general information on the assembly and design of the solder pad of
More informationENGINEERING STANDARD PENETRANT ACCEPTANCE CRITERIA ES Prepared by: H. HOPKINSON Date: Reviewed by: J. MOELLER Date:
ENGINEERING STANDARD ES 2012 Prepared by: H. HOPKINSON Date: 12-21-90 Reviewed by: J. MOELLER Date: 12-27-90 Approved by: J. D. MOELLER Date: 12-27-90 John D. Moeller Director of Engineering 1 REVISIONS
More informationNew Technology for High-Density LSI Mounting in Consumer Products
New Technology for High-Density Mounting in Consumer Products V Hidehiko Kira V Akira Takashima V Yukio Ozaki (Manuscript received May 29, 2006) The ongoing trend toward downsizing and the growing sophistication
More informationMTS Semiconductor Solution
MTS 0 unplanned down time Solution Lowest operating Cost Solution Energy saving Solution Equipment Fine Pitch and UPH Upgrade solution Quality & Yield Improvement Solution Reliability Enhancement Solution
More informationROLINX Laminated Busbar. Design Rules Version 01 (12/2015)
ROLINX Laminated Busbar Design Rules Version 01 (12/2015) Content 1. Introduction... 03 7. Features... 13 2. Configuration...03 8. Thermal parameters... 14 3. Products... 04 9. General parameters... 14
More informationPackaging Substrate Workshop Wrap Up. Bob Pfahl, inemi
Packaging Substrate Workshop Wrap Up Bob Pfahl, inemi Warpage Facilitator: Jie Xue, Cisco Presenter: ML Loke, Intel Breakout Session (ends 10:30 am) Introduction & your expectation Issues & Root cause
More informationAdvances in Intense Pulsed Light Solutions For Display Manufacturing. XENON Corporation Dr. Saad Ahmed Japan IDW 2016
Advances in Intense Pulsed Light Solutions For Display Manufacturing XENON Corporation Dr. Saad Ahmed Japan IDW 2016 Talk Outline Introduction to Pulsed Light Applications in Display UV Curing Applications
More informationGREEN THREAD Piping Systems
Bulletin No. A1300 February 15, 2006 SMITH FIBERCAST GREEN THREAD Piping Systems PRODUCT GREEN THREAD pipe is filament wound using an amine cured epoxy resin and fiberglass and has a resin-rich liner reinforced
More information