Cu Wire Bonding Survey Results. inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011

Size: px
Start display at page:

Download "Cu Wire Bonding Survey Results. inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011"

Transcription

1 Cu Wire Bonding Survey Results inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011

2 Outline About inemi Project Overview Survey Mechanism Survey Respondents Survey Results Technology Adoption Status by Device Type Implementation Plan by Package Major Concerns Reliability Test Challenges Common Failure Modes JEDEC Standard Failure Analysis Technique Preferred Wire Type Mold Compound Smallest Bond Pad Size & Wire Diameter Pad Structure Re-design Chip Pad Finish Interposer Surface Finish Surface Treatment inemi Project Expectation 1

3 About inemi Mission: Forecast and accelerate improvements in the Electronics Manufacturing Industry for a sustainable future. 5 Deliverables: Technology Roadmaps Deployment Projects Research Priorities Proactive Forums Position Papers 4 Major Focuses: Miniaturization Environment Alternative Energy Medical Electronics inemi is an industry-led consortium of more than 85 global manufacturers, suppliers, industry associations and consortia, government agencies and universities. Visit us at 2

4 Thrust Area: Miniaturization Goal: TIG: Packaging Understand key issues and concerns regarding reliability of fine-pitch Cu wire bonding for semiconductors. Strategy Issues Graphics 2-phased project. The first phase will focus on collecting information from the industry regarding the key processing and reliability issues pertaining to Cu wire bonding. The second phase of the project will perform necessary experimental work in the areas defined by Phase 1. Project Lead: Peng Su, Cisco Systems, inc. Project Co-Lead: TBD Copper bond wires are increasingly being used for a wide variety of components. Reliability needs to be collectively assessed by the industry in a quantitative manner. Standard reliability test methods and durations for Au wire device may not be sufficient for Cu. Mar-11 Tactics Milestones and/or Deliverables Plan Actual Phase 1 1. Industry Survey 2. Existing Data Review 3. DOE Plan for Phase 2 Phase 2 1. Finalize DOE 2. Procure Materials 3. Package Assembly 4. Reliability Tests 5. Failure Analysis 6. Summary Copper Wire Bonding Reliability Project Initiative Launch Date Project Inauguration - Two PS Signers Conduct survey, analyze inputs Plan DoE for phase 2 Mar-10 Sep-10 Nov-10 Dec-10 Mar-10 Sep-10 Jan-11 Mar-11 More information at: 3

5 Cu Wire Bonding Reliability Project Members 4

6 Survey Mechanism The industry survey is Phase 1 of the inemi Cu Wire Bonding Reliability Project. Survey Objectives Understand the key processing and reliability issues pertaining to fine pitch Cu wire bonding Collect information to help outline an experimental study of reliability of components using copper wire bonding Survey Process May Aug 2010: Develop survey by project formation team Aug 23 Sept 30, 2010: Collect inputs from industry Oct 1 Nov 26, 2010: Review & analyze survey data Dec 3 Dec 24, 2010: Verify significant issues with follow-up questions Jan 2011 : Report survey results 5

7 Survey Respondents 58 individuals from over 40 companies completed the survey. Suppliers (32) Bonding wire manufacturers Interposer suppliers Equipment manufacturers Package assemblers IC IDM Total revenue ~40B USD 4 8 Respondent Statistics 6 15 OEM ODM/EMS Semiconductor IC assembly house Equipment supplier 5 Material supplier Other 9 11 OEM/EMS (20) System providers End product manufacturers Total revenue ~400B USD Others (6) came from consulting, academia, industry organizations Survey data is analyzed separately for suppliers and OEM/EMS. OEM/EMS Product Segment Consumer/portable Computers and Peripherals High End Servers Industrial Netcom Automotive Medical Other * Military, Aerospace 6

8 Survey Results 7

9 Technology Adoption Status by Device Type Please select the current application status of Cu wire bonding of your company for different device types. Survey Results: Suppliers Only semiconductor suppliers and assembly houses are counted. Material or equipment suppliers are not included. Most suppliers are in the process of technical qualification or production. Cu wires are used for all device types but memory devices appear to have less usage. OEM/EMS Many OEM/EMS have no plan for Cu wire bonding product introduction at this time. Some OEM/EMS are conducting feasibility studies. Small percentage in production for memory, logic and power devices. Observation: Suppliers are already in the process of implementing Cu bond wires. OEM/EMS are just beginning to study feasibility and a few are in the early stage of production introduction. No plan Feasibility study Technical qualification Low volume production High volume production Suppliers (20 of 32*) OEM/EMS (16 of 20*) No plan Feasibility study Technical qualification Low volume production High volume production *1 st number = number of responses to question 2 nd number = total responses to the survey. Memory Logic Analog Low MPU/MCU Power Devices Memory Logic Analog Low MPU/MCU Power Devices 8

10 Technology Adoption Status by Device Type Cont. Please select the current application status of Cu wire bonding of your company for different device types. Survey Results: OEM/EMS in different product segments Memory, Logic and Power devices are in volume production for some Consumer/Portable, Computer and High End Server products. Not in production for Netcom, Medical, Automotive products. No plan for Military and Aerospace. Consumer/Portable, Computer High End Server Netcom No plan Feasibility study Technical qualification Low volume production High volume production No plan Feasibility study Technical qualification Low volume production High volume production No plan Feasibility study Technical qualification Low volume production High volume production No plan Feasibility study Technical qualification Low volume production High volume production Medical No plan Feasibility study Technical qualification Low volume production High volume production Automotive No plan Feasibility study Technical qualification Low volume production High volume production Military, Aerospace

11 Implementation Plan by Package What package types do you plan to adopt (or have already adopted) for Cu-wire technology? Survey Result: All package types are in planned or already adopted phase for Cu wires in the industry, but may vary for each company. xbga, QFN and xqfp packages have highest adoption rates. Observation Slow adoption by OEMs in contrast to suppliers, most likely because of reliability concerns (refer to results later in this report). Less implementation for memory devices, per suppliers input Power Devices Suppliers (24 of 32) Low MPU/MCU Analog Logic Memory OEM/EMS (8 of 20) xsop xqfp QFN xbga Power package (HSOP, etc.) xsop xqfp QFN 10 xbga 5 0 Power Devices Low MPU/MCU Analog Logic Memory Power package (HSOP, etc.) 10

12 What are the major concerns with Cu wire bonding? In-service reliability Process yield Throughput JEDEC reliability spec Unproven historical performance Manufacturing statistical process control Equipment and assembly process parameters Survey Results: Reliability and historical performance are major concerns for the OEM community. Suppliers have concerns in these areas as well but to a lesser degree. Suppliers have additional concerns about throughput and yield. Major Concerns In-service reliability Suppliers (31 of 32) Process yield Throughput JEDEC reliability spec. Unproven historical performance OEM/EMS (18 of 20) N/A High Medium Low Manufacturing Statistical Process Control Equipment and assembly process parameters N/A High Medium Low When In-service Reliability is selected, the major reason is lack of use history (80%), followed by unknown or poor correlation of JEDEC testing with in-field performance (20%) In-service reliability Process yield Throughput JEDEC reliability spec. Unproven historical performance Manufacturing Statistical Process Control Equipment and assembly process parameters 11

13 Reliability Test Challenges For your current production process, which reliability tests are the most difficult to pass? 60% 50% Suppliers (24 of 32) Survey Result: Suppliers see biased HAST as the most difficult reliability test to pass. OEM/EMS perceive biased HAST and thermal cycling as equally difficult. 40% 30% 20% 10% 0% Observation: HAST and thermal cycling are commonly used for package qualification. OEMs often have difficulty passing these items in qualification and would be aware of such failures. 80% HTSL Un-biased HAST Biased HAST PCT Thermal cycling OEM/EMS (10 of 20) THB MSL3 70% 60% 65% respondents made their selection based on actual test results, while the other 35% were based on what they expect would be difficult to pass. 50% 40% 30% 20% 10% 0% HTSL Un-biased HAST Biased HAST PCT Thermal cycling THB MSL3 12

14 Common Failure Modes What are the most common failure modes for copper wire bonding? 45% All Respondents (38 of 58) Survey Result: Inputs from OEM/EMS and Suppliers are similar. Ball lift, IC damage and 2 nd bond defect are the major failure modes. OEM/EMS also cite wire break as a common failure mode. Observation: The responses for the ball lift failure mode most likely refers to ball lift defect on the bonding process, not interface cracking after acceleration tests. 40% 35% 30% 25% 20% 15% 10% 5% 0% Ball lift IC damage Short Wire break 2nd bond defect 13

15 JEDEC Standard Are current JEDEC standard acceleration tests sufficient for system application requirements? Survey Result: Both supplier and OEM/EMS responses indicate great uncertainty of the suitability of current tests. There are concerns on test duration, temperature range, and if current JEDEC standard can properly detect corrosion. A higher percentage of Suppliers believes different or new tests are needed for Cu wire device qualification. Observation: The word sufficient in the question may have been interpreted differently by different companies. Some may have interpreted it as sufficient to generate failures, while others may have interpreted it as sufficient to ensure product reliability. Suppliers (23 of 32) OEM/EMS (14 of 20) Yes, the requirements for copper wire bonding are the same as gold wire bonding. No. Please explain why and/or suggest what test should be added/modified. Not sure. Please explain why not sure. Yes, the requirements for copper wire bonding are the same as gold wire bonding. No. Please explain why and/or suggest what test should be added/modified. Not sure. Please explain why not sure. 14

16 Any Issue of Failure Analysis Technique? For Cu wire bonding, have you seen any issues for the following Failure Analysis (FA) techniques? Suppliers (21 of 32) N/A No Yes Survey Result: Suppliers indicated that Decap, IMC thickness measurement and X-ray inspection of debonding / wire shifting are issues. X-ray inspection for debonding / wire shifting is an issue for OEM/EMS. C-SAM analysis for delamination is not an issue for either suppliers and OEM/EMS Decap IMC layer thickness measurement Delamination analysis (i.e. C- SAM) Pad cratering condition inspection X-ray inspecion for debonding or wire shifting Observation: This data indicates that suppliers and OEM/EMS have seen challenges for FA OEM/EMS (12 of 20) N/A No Yes Decap IMC layer thickness measurement Delamination analysis (i.e. C- SAM) Pad cratering condition inspection X-ray inspecion for debonding or wire shifting 15

17 Preferred Wire Type What's the preferred type of wire material? Survey Result: More than 50% of Suppliers prefer pure Cu wire, followed by Pd coated Cu wire. Most OEM/EMS prefer Pd coated Cu wire Observation: Choice of Pd coated or pure copper is determined by reliability performance and cost considerations. Some commented that Pd-coated wires have better reliability test results than bare Cu wires, while others showed opposite results. Suppliers (24 of 32) OEM/EMS (8 of 20) Pure copper Pd coated copper Other wire composition Pure copper Pd coated copper Other wire composition 16

18 Mold Compound Have you adopted new specifications on mold compounds for Cu wire bonding? Suppliers (22 of 32) Survey Result: Some component suppliers are adopting materials (e.g. molding compound) with lower halogen content and more neutral ph. Others do not have special requirement on materials such as mold compound. Some (40%) stated no performance advantage was observed for materials with nominally better properties. Observation: Some OEMS do not have sufficient information on package BOMs and currently can not clearly specify material property requirements. Other Reduced specification on moisture absorption/penetration Changed specification on Tg Changed specification on ph Lower specification on halogen content We do not use special mold compounds for Cu

19 Smallest Bond Pad Pitch & Wire Diameter Wire Diameter (mil) Wire Diameter (mil) In your CURRENT/FUTURE PRODUCTION, what is the smallest bond pad pitch and smallest wire diameter for copper wire bonding? Survey Result: General trend is moving to smaller wire diameter and pitch. 0.6 mil wire diameter is being considered for pitch ranging from 20 to 45 μm. Current (20 of 58) Pad pitch (um) Observation: Fine Cu wires / fine bond pitch are already being used for current products and future trend is going toward even finer wires. Some data might have been mis-entered. E.g., Current: 65um pitch for 0.8mil wire, 40um pitch for 1.38mil wire 1.0mil wire for 30um pitch would be challenging. Data may be scattered due to die pad design differences or specific use for big pad size. Future (20 of 58) Pad pitch (um) * Highlighted numbers in the table counts how many people input in this wire diameter & pad pitch size. 18

20 Pad Structure Re-design Needed? For the same device in your application, have the bond pad and under-pad structures been re-designed for copper wire bonding? Survey Result: While almost half of respondents replied no redesign was required for pad structure, some indicated the need for re-design. Some re-designed the structure to prevent bond pad damage. Suppliers (23) No Not sure Yes. Please explain the reason of re-design. Observation: Accuracy of response might have been limited by manufacturing experiences. Chip manufacturers might not disclose this information. OEM/EMS (8) No Not sure Yes. Please explain the reason of re-design. 19

21 Chip Pad Finish What is the preferred surface finish on the chip bond pad? NiPdAu Suppliers (20 of 32) Survey Result: No specific preference is indicated from suppliers input. Observation: OEM/EMS may not have the information to make comments. NiPd > 2um Al um Al um Al OEM/EMS (4 of 20) NiPdAu NiPd > 2um Al um Al um Al

22 Interposer Surface Finish For different interposer types, what is the preferred surface finish? 25 Suppliers (20 of 32) Survey Result: Wide range of surface finishes are suggested. There is no clear consensus from suppliers or OEM/EMS. Flex / Rigid Substrate: Au finish is preferred Ceramic Substrate: No clear preferred finish Leadframe: Ag was preferred by suppliers, but OEMs have no clear preference. Observation: Variability of OEM/EMS inputs may have been limited by small sample sizes. Suppliers input shows similar surface finishes as presently used for Au wire bonding Flex materials Rigid substrate Ceramic Leadframe OEM/EMS (5 of 20) Electrolytic NiPd Au Flash Au Ag ENEPIG ENEPEG Other Electrolytic NiPd Au Flash Au Ag ENEPIG ENEPEG Other Flex materials Rigid substrate Ceramic Leadframe 21

23 Surface Treatment Have you adopted new cleaning process for Cu wire bonding (e.g. plasma clean prior to bonding process)? Suppliers (20 of 32) Survey Result: Majority of respondents (75%) use the same cleaning process for Cu wire bonding as the current Au wire bonding process. The other 25% use slightly modified cleaning process. No Yes (please specify the process and why) OEM/EMS (5 of 20) No Yes (please specify the process and why) 22

24 Expectation for inemi Project Top 3 issues respondents expect inemi project to address: Reliability assessment of representative Cu wire bonding currently in production; Requirements for reliability testing (either new tests or modification of current standard JEDEC tests); Recommendations about wire materials, pad materials, and design rules for under-pad Si structures Several other issues were also identified as important. Suppliers (32 of 32) Other (please specify) Requirements on assembly quality tests; Requirements on reliability testing (either new tests or modification for current standard JEDEC tests); Standardized requirements on bonding process controls; Recommendations on wire materials, pad materials, and design rules for under-pad Si structures; Standardized requirements on packaging materials such as molding compounds; Reliability assessment of representative Cu wire bonding currently in production; Requirements on assembly quality tests; OEM/EMS (18 of 20) Other (please specify) 0% 10% 20% 30% 40% 50% 60% 70% Requirements on reliability testing (either new tests or modification for current standard JEDEC tests); Standardized requirements on bonding process controls; Recommendations on wire materials, pad materials, and design rules for under-pad Si structures; Standardized requirements on packaging materials such as molding compounds; Reliability assessment of representative Cu wire bonding currently in production; 0% 10% 20% 30% 40% 50% 60% 70% 80% 23

25 inemi Contact: Haley Fu 24

Project Proposal. Cu Wire Bonding Reliability Phase 3 Planning Webinar. Peng Su June 6, 2014

Project Proposal. Cu Wire Bonding Reliability Phase 3 Planning Webinar. Peng Su June 6, 2014 Project Proposal Cu Wire Bonding Reliability Phase 3 Planning Webinar Peng Su June 6, 2014 Problem Statement Background Work of the inemi Cu wire reliability project identified that bonding quality and

More information

Copper Wire Packaging Reliability for Automotive and High Voltage

Copper Wire Packaging Reliability for Automotive and High Voltage Copper Wire Packaging Reliability for Automotive and High Voltage Tu Anh Tran AMPG Package Technology Manager Aug.11.2015 TM External Use Agenda New Automotive Environments Wire Bond Interconnect Selection

More information

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and

More information

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS

MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS Varughese Mathew NXP Semiconductors 6501 William Cannon Drive, Austin TX, USA Automotive Innovation Driven by Electronics

More information

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

System in Package: Identified Technology Needs from the 2004 inemi Roadmap System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It

More information

Packaging Substrate Workshop Wrap Up. Bob Pfahl, inemi

Packaging Substrate Workshop Wrap Up. Bob Pfahl, inemi Packaging Substrate Workshop Wrap Up Bob Pfahl, inemi Warpage Facilitator: Jie Xue, Cisco Presenter: ML Loke, Intel Breakout Session (ends 10:30 am) Introduction & your expectation Issues & Root cause

More information

Quality and Reliability Report

Quality and Reliability Report Quality and Reliability Report Product Qualification MASW-007921 2mm 8-Lead Plastic Package QTR-0148 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax: (978)

More information

Copper Wire Bonding: the Last Frontier of Cost Savings. Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012

Copper Wire Bonding: the Last Frontier of Cost Savings. Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012 Copper Wire Bonding: the Last Frontier of Cost Savings Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012 Outline Introduction Fundamental Study Reliability Study Monitoring Data High Volume

More information

MTS Semiconductor Solution

MTS Semiconductor Solution MTS 0 unplanned down time Solution Lowest operating Cost Solution Energy saving Solution Equipment Fine Pitch and UPH Upgrade solution Quality & Yield Improvement Solution Reliability Enhancement Solution

More information

Failure Modes in Wire bonded and Flip Chip Packages

Failure Modes in Wire bonded and Flip Chip Packages Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization

More information

Innovative MID Plating Solutions

Innovative MID Plating Solutions Innovative MID Plating Solutions High Reliability Wire Bond Technique for MIDs Jordan Kologe MacDermid Electronics Solutions jkologe@macdermid.com 1 MacDermid: Specialty Chemical Solutions Over 2000 Worldwide

More information

Quality and Reliability Report

Quality and Reliability Report Quality and Reliability Report Product Qualification MAAM-008819 2mm 8-Lead PDFN Plastic Package QTR-0147 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax:

More information

Thales vision & needs in advanced packaging for high end applications

Thales vision & needs in advanced packaging for high end applications Thales vision & needs in advanced packaging for high end applications M. Brizoux, A. Lecavelier Thales Global Services / Group Industry Chemnitzer Seminar June 23 th -24 th, 2015 Fraunhofer ENAS - Packaging

More information

Overpad Metallizations and Probe Challenges

Overpad Metallizations and Probe Challenges Terence Q. Collier CVInc Overpad Metallizations and Probe Challenges June 6 to 9, 2010 San Diego, CA USA Why Packaging stuff at Probe Conference More and more wafers with ENIG finish Reliability data applicable

More information

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )

Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Henry M.W. Sze, Marc Papageorge ASAT Limited 14th Floor, QPL Industrial Building, 138 Texaco Road, Tseun Wan, Hong

More information

WorkShop Audace. INSA ROUEN 8 juin 2012

WorkShop Audace. INSA ROUEN 8 juin 2012 WorkShop Audace INSA ROUEN 8 juin 2012 Global Standards for the Microelectronics Industry JEDEC standards for product level qualification Christian Gautier Content JEDEC overview Environmental reliability

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Critical Barriers Associated with Copper Bonding Wire. William (Bud) Crockett Jr.

Critical Barriers Associated with Copper Bonding Wire. William (Bud) Crockett Jr. Critical Barriers Associated with Copper Bonding Wire William (Bud) Crockett Jr. w-crockett@ml.tanaka.co.jp May 2015 1980s, wire bonding was supposed to be replaced by tape automated bonding (TAB) In Global

More information

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Amkor Technology, Inc. White Paper Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Abstract Expanding its ChipArray Ball Grid Array (CABGA) package form factor miniaturization

More information

Copper Wire Bonding Technology and Challenges

Copper Wire Bonding Technology and Challenges Copper Wire Bonding Technology and Challenges By Dr Roger Joseph Stierman Date: 21 & 22 October 2013 Venue: SHRDC, Shah Alam, Selangor *2 days training package RM 3,000 per pax [*] * includes hotel accommodation

More information

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging

More information

Plasma for Underfill Process in Flip Chip Packaging

Plasma for Underfill Process in Flip Chip Packaging Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015

More information

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd

Advancements In Packaging Technology Driven By Global Market Return. M. G. Todd Advancements In Packaging Technology Driven By Global Market Return M. G. Todd Electronic Materials, Henkel Corporation, Irvine, California 92618, USA Recently, the focus of attention in the IC packaging

More information

Design and Characterization of Thermal Conductive Wafer Coating in Thin Small Outline Package for Automotive Product Application

Design and Characterization of Thermal Conductive Wafer Coating in Thin Small Outline Package for Automotive Product Application Design and Characterization of Thermal Conductive Wafer Coating in Thin Small Outline Package for Automotive Product Application Azhar Abdul Hamid, Dhanapalan Periathamby, *Suhaimi Azizan, Chee Eng Tan,

More information

Close supply chain collaboration enables easy implementation of chip embedded power SiP

Close supply chain collaboration enables easy implementation of chip embedded power SiP Close supply chain collaboration enables easy implementation of chip embedded power SiP Gerald Weidinger, R&D Project Leader, AT&S AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13

More information

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai

More information

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

Challenges and Future Directions of Laser Fuse Processing in Memory Repair Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.

More information

Environmental Management and Materials Information

Environmental Management and Materials Information Environmental Management and Materials Information Product Content Information for: MAX3622CUE+ Links Qualifications Package Description Chemical Composition Detailed Package Component Data Qualifications

More information

Outline. Market Size Industry Trends Material Segment Trends China Summary. Packaging Materials Market Trends, Issues and Opportunities

Outline. Market Size Industry Trends Material Segment Trends China Summary. Packaging Materials Market Trends, Issues and Opportunities Packaging Materials Market Trends, Issues and Opportunities Dan Tracy Sr. Director Industry Research SEMI 8 th December 2015 Outline Market Size Industry Trends Material Segment Trends China Summary 1

More information

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy

More information

Analog & MEMS Group (AMS)

Analog & MEMS Group (AMS) 16-March-2017 Report ID 2018-W11 SO16-SHZ PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMS/18/10777 Analog & MEMS Group (AMS) Qualification of ST Shenzhen as Assembly and Test & Finishing site for selected

More information

Development of System in Package

Development of System in Package Development of System in Package In recent years, there has been a demand to offer increasingly enhanced performance for a SiP that implements downsized and lower-profile chips at lower cost. This article

More information

Non-Hermetic Packaging of RF Multi-Chip Modules

Non-Hermetic Packaging of RF Multi-Chip Modules Non-Hermetic Packaging of RF Multi-Chip Modules Matthew Gruber Lockheed Martin MST Moorestown, NJ 1 A Comment about this Presentation In accordance with ITAR restrictions, a few concessions had to be made

More information

The Packaging and Reliability Qualification of MEMS Resonator Devices

The Packaging and Reliability Qualification of MEMS Resonator Devices The Packaging and Reliability Qualification of MEMS Resonator Devices Pavan Gupta Vice President, Operations Yin-Chen Lu, Preston Galle Quartz and MEMS Oscillators source: www.ecliptek.com Quartz Oscillators:

More information

23 rd ASEMEP National Technical Symposium

23 rd ASEMEP National Technical Symposium THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,

More information

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV.

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV. Die Attach Materials Die Attach G, TECH. 2U. TECHNICAL R&D DIV. 2 Topics 3 What it is X 5,000 X 10,000 X 50,000 Si Chip Au Plating Substrate Ag Resin 4 Current Products Characteristics H9890-6A H9890-6S

More information

Analog, MEMS and Sensor Group (AMS)

Analog, MEMS and Sensor Group (AMS) 05-13-2015 Report ID 2015-W20AMKOR-TRANSFER PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMS/15/9324 Analog, MEMS and Sensor Group (AMS) Production transfer from Amkor Korea to Amkor Philippines for component

More information

Exclusive Technology Feature. Failure Analysis On Power MOSFETs With Copper Wire Bonds. Problems Of Decapsulation.

Exclusive Technology Feature. Failure Analysis On Power MOSFETs With Copper Wire Bonds. Problems Of Decapsulation. Failure Analysis On Power MOSFETs With Copper Wire Bonds by Huixian Wu, Arthur Chiang, and David Le, Vishay Siliconix, Santa Clara, Calif. ISSUE: March 2012 Copper wire bonds are being used increasingly

More information

QUALIFICATION PLAN RELIABILITY LABORATORY

QUALIFICATION PLAN RELIABILITY LABORATORY QUALIFICATION PLAN RELIABILITY LABORATORY PCN #: CYER-22JGDE810 Date: Aug 9, 2010 Qualification of 28L SOIC package with SG-8300GM mold compound at MTAI assembly site and the 18L SOIC package will qualify

More information

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C

Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1 Motivation Increased requirements of high power semiconductor device

More information

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.

More information

Metallization of MID Dec 2 010

Metallization of MID Dec 2 010 Metallization of MID Dec 2010 Agenda Introduction to Dow Electronic Materials MID Applications & Advantages Dow MID Metallization Processes Plating Equipment Summary Dow Business Structure Where Dow Electronic

More information

Cypress Semiconductor Package Qualification Report. 60 FBGA (8 x 20 x 1.2mm) SnPb, MSL3, 220 C Reflow Unisem-Indonesia

Cypress Semiconductor Package Qualification Report. 60 FBGA (8 x 20 x 1.2mm) SnPb, MSL3, 220 C Reflow Unisem-Indonesia ackage Qualification Report QT# 080805 VERSION 1.0 July 2008 60 FBGA (8 x 20 x 1.2mm) Snb, MSL3, 220 C Reflow Unisem-Indonesia CYRESS TECHNICAL CONTACT FOR QUALIFICATION DATA: Rene Rodgers Reliability

More information

Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project

Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project Version 1.4 Date: December 1, 2015 Project Leader: Raiyo Aspandiar, Intel Corporation

More information

Design for Flip-Chip and Chip-Size Package Technology

Design for Flip-Chip and Chip-Size Package Technology Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability

More information

SE2618F with Cu wire at Carsem Package Qualification Plan

SE2618F with Cu wire at Carsem Package Qualification Plan SE2618F with Cu wire at Carsem Package Qualification Plan Part Number: SE2618F with Cu wire Product Type: 2.4GHz 802.11b/g/n WLAN FEM Package Type: QFN 2.5 x 2.5 x 0.45mm 16L Report No: Qual-QP-12-01106

More information

Warpage Characteristics of Organic Packages, Phase 4

Warpage Characteristics of Organic Packages, Phase 4 Warpage Characteristics of Organic Packages, Phase 4 Chairs: Wei Keat Loh, Intel Ron Kulterman, Flex Call for Sign-up Webinar July 27 th /28 th, 2017 inemi Staff: Haley Fu Agenda Introduction of Project

More information

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the

More information

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS

More information

Assessment of Ni/Pd/Au-Pd and Ni/Pd/Au-Ag Pre-plated Leadframe Packages Subject to Electrochemical Migration and Mixed Flowing Gas Tests

Assessment of Ni/Pd/Au-Pd and Ni/Pd/Au-Ag Pre-plated Leadframe Packages Subject to Electrochemical Migration and Mixed Flowing Gas Tests Assessment of Ni/Pd/Au-Pd and Ni/Pd/Au-Ag Pre-plated Leadframe Packages Subject to Electrochemical Migration and Mixed Flowing Gas Tests Ping Zhao and Michael Pecht CALCE Electronic Products and Systems

More information

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be

More information

RELIABILITY AND PERFORMANCE OF THERMALLY CONDUCTIVE ADHESIVES. Scott T. Allen Henkel Corporation Irvine, CA, USA

RELIABILITY AND PERFORMANCE OF THERMALLY CONDUCTIVE ADHESIVES. Scott T. Allen Henkel Corporation Irvine, CA, USA RELIABILITY AND PERFORMANCE OF THERMALLY CONDUCTIVE ADHESIVES Scott T. Allen Henkel Corporation Irvine, CA, USA scott.t.allen@us.henkel.com Slide page 1 Introduction Increasing Device Performance Drives

More information

PRODUCT INFORMATION LETTER

PRODUCT INFORMATION LETTER PRODUCT INFORMATION LETTER PIL CRP/14/8399 Dated 20 Mar 2014 Lead frame 2nde source qualification 1/4 PIL CRP/14/8399 - Dated 20 Mar 2014 Sales Type/product family label Type of change Reason for change

More information

AEC WORK SHOP SESSION KNOWN GOOD DIE / MULTI-CHIP MODULE. Daniel Vanderstraeten On Semiconductor

AEC WORK SHOP SESSION KNOWN GOOD DIE / MULTI-CHIP MODULE. Daniel Vanderstraeten On Semiconductor AEC WORK SHOP SESSION KNOWN GOOD DIE / MULTI-CHIP MODULE Banjie Bautista - Integrated Silicon Solution Inc. Pamela Finer Pericom Semiconductor Tim Haifley Altera Tom Lawler Lattice Semiconductor Nick Lycoudes

More information

Qualification Report. PALCE16V8 (Flash Erasable, Reprogramable CMOS PAL ) April 1996, QTP# 96023, Version 1.0

Qualification Report. PALCE16V8 (Flash Erasable, Reprogramable CMOS PAL ) April 1996, QTP# 96023, Version 1.0 Qualification Report April 1996, QT# 96023, Version 1.0 ALCE16V8 (Flash Erasable, Reprogramable CMOS AL ) AL is registered trademark of Advanced Micro Devices, Inc. RODUCT DESCRITION (for qualification)

More information

3D-WLCSP Package Technology: Processing and Reliability Characterization

3D-WLCSP Package Technology: Processing and Reliability Characterization 3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging

More information

Bridging Supply Chain Gap for Exempt High-Reliability OEM s

Bridging Supply Chain Gap for Exempt High-Reliability OEM s Bridging Supply Chain Gap for Exempt High-Reliability OEM s Hal Rotchadl hrotchadl@premiers2.com www.premiers2.com Premier Semiconductor Services Tempe, AZ RoHS exempt high reliability OEMs breathed a

More information

Package Qualification Report Reliability By Design

Package Qualification Report Reliability By Design Package Qualification Report Reliability By Design Qualification Description: The information contained herein represents proof of Reliability and Performance of the Package Series listed below in accordance

More information

Wafer/Panel Level Package Flowability and Warpage Project. Call for Sign-up Webinar

Wafer/Panel Level Package Flowability and Warpage Project. Call for Sign-up Webinar Wafer/Panel Level Package Flowability and Warpage Project Call for Sign-up Webinar Project Chair: Renn Chan Ooi, Intel Corporation Tanja Braun, Fraunhofer IZM inemi Staff: Haley Fu Session 2: Thursday,

More information

Figure 1 Copper vs Gold Wire Savings

Figure 1 Copper vs Gold Wire Savings An Update on High Volume Copper Ball Bonding By Lee Levine, Sr. MTS, Advanced Packaging Phone 215-784-6036, Fax 215-659-7588, llevine@kns.com And Michael Deley, Director, Ball Bonder Marketing Phone 215-784-6738,

More information

Change in Lead Frame Material < Affected products: DIP package products of Discrete Division produced at Oita Operations >

Change in Lead Frame Material < Affected products: DIP package products of Discrete Division produced at Oita Operations > Change in Lead Frame Material < Affected products: DIP package products of Discrete Division produced at Oita Operations > Date: June 26, 2015 Toshiba Corporation Semiconductor & Storage Products Company

More information

IME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum

IME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum IME Technical Proposal High Density FOWLP for Mobile Applications 22 April 2014 Packaging driver for portable / mobile applications Key drivers/needs Smaller form-factor lower profile, substrate-less Higher

More information

Recent Trend of Package Warpage Characteristic

Recent Trend of Package Warpage Characteristic Recent Trend of Package Warpage Characteristic Wei Keat Loh 1, Ron Kulterman 2, Tim Purdie 3, Haley Fu 4, Masahiro Tsuriya 4 1 Intel Technology Sdn. Bhd. Penang, Malaysia 2 Flextronics, Austin, Texas,

More information

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine

More information

Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology

Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology by Meenakshi Prashant, Seung Wook Yoon, Yaojian LIN and Pandi C. Marimuthu STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442

More information

Effects of Lead on Tin Whisker Elimination

Effects of Lead on Tin Whisker Elimination Effects of Lead on Tin Whisker Elimination Wan Zhang and Felix Schwager Rohm and Haas Electronic Materials Lucerne, Switzerland inemi Tin Whisker Workshop at ECTC 0 May 30, 2006, in San Diego, CA Efforts

More information

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008 Pb-free Challenges for High Complexity Products inemi Jan 16 th 2008 All Rights Reserved Alcatel-Lucent 2007 Agenda RoHS 101 Typical complex of telecom products (different from consumable) Pb-free Concerns

More information

Two Chips Vertical Direction Embedded Miniaturized Package

Two Chips Vertical Direction Embedded Miniaturized Package Two Chips Vertical Direction Embedded Miniaturized Package Shunsuke Sato, 1 Koji Munakata, 1 Masakazu Sato, 1 Atsushi Itabashi, 1 and Masatoshi Inaba 1 Continuous efforts have been made to achieve seemingly

More information

Flip Chip - Integrated In A Standard SMT Process

Flip Chip - Integrated In A Standard SMT Process Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical

More information

Images of Failures in Microelectronics Packaging and Assembly

Images of Failures in Microelectronics Packaging and Assembly Images of Failures in Microelectronics Packaging and Assembly Ed Hare, Ph.D./SEM Lab, Inc. IMAPS NW - Feb. 11th 2004 Redmond, WA http://www.semlab.com 1 What is this? http://www.semlab.com 2 Inner Layer

More information

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,

More information

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012 Challenges and Solutions for Cost Effective Next Generation Advanced Packaging H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012 Outline Next Generation Package Requirements ewlb (Fan-Out Wafer

More information

Wire Bonding Integrity Assessment for Combined Extreme Environments

Wire Bonding Integrity Assessment for Combined Extreme Environments Wire Bonding Integrity Assessment for Combined Extreme Environments Maria Mirgkizoudi¹, Changqing Liu¹, Paul Conway¹, Steve Riches² ¹Wolfson School of Mechanical and Manufacturing Engineering, Loughborough

More information

Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3)

Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3) Customizing Processes for Hermetic Assembly Of Devices Designed for Plastic Packages (1 of 3) Charlie C. Megia Golden Altos Corporation 402 South Hillview Drive, Milpitas, CA 95035 cmegia@goldenaltos.com

More information

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application 2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package pplication Yoshiyuki Hakiri, Katsuhiro Yoshida, Shenghua Li, Makoto Kondoh, Shinjiro Hayashi The Dow Chemical

More information

Defining The Future Through Partnerships

Defining The Future Through Partnerships v4 May 10, 2018 Agenda 1. About Us 2. Business Units 3. Customers 4. Quality 5. Markets & Applications 6. Team 7. Value Proposition The Valingro Group Valingro builds Businesses that transcends time Presence

More information

Self Qualification Report

Self Qualification Report Assembly Operations- Self Qualification Report NUR460/SOD141 Package qualification in (Qual Plan ref. ) Date: 2011-05-20 Author: Brian Xie Page: 1 Revision: 01 Table of Contents 1. Introduction... 3 2.

More information

A Component Supplier s Green Approach Texas Instruments

A Component Supplier s Green Approach Texas Instruments A Component Supplier s Green Approach Texas Instruments IPC/JEDEC Pb-free Conference Dallas, TX Dec 9, 2008 Mark Frimann 1 Texas Instruments & RoHS Nickel-Palladium-Gold RoHS Compliant Solutions (no Tin

More information

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges

More information

Assessing the Risk of Counterfeit Components. Colm Nolan, IBM Martin Huehne, Celestica

Assessing the Risk of Counterfeit Components. Colm Nolan, IBM Martin Huehne, Celestica Assessing the Risk of Counterfeit Components Colm Nolan, IBM Martin Huehne, Celestica Assessing the Risk of Counterfeit Components Agenda Introduction of Presenters Introduction Risk of Counterfeit Use

More information

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Analog Devices ADSP KS-160 SHARC Digital Signal Processor Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,

More information

Change Summary of MIL-PRF Revision K

Change Summary of MIL-PRF Revision K Throughout the document Add class Y. Add class Y non-hermetic for space application QML products to the MIL-PRF-38535., Class Y task group and Space community. Throughout the document Update Non-government

More information

Cypress Semiconductor Snap Cure Epoxy Qualification Report

Cypress Semiconductor Snap Cure Epoxy Qualification Report Cypress Semiconductor Snap Cure Epoxy Qualification Report QT# 002602 VERSION 1.1 January, 2001 28-lead SOJ and Narrow SOIC ackage Level 3 Cypress hilippines (CSI-R) CYRESS TECHNICAL CONTACT FOR QUALIFICATION

More information

We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper.

We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper. Article about filling of blind microvias by Dr. Michael Dietterle, Dr.-Ing. Max Schlötter GmbH & Co. KG [Published in WOMag 05/2014] We fill the gaps! Increase of the integration density of PCBs by filling

More information

TGV and Integrated Electronics

TGV and Integrated Electronics TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass

More information

Qualification and Application of Pressure-less Sinter Silver Epoxy

Qualification and Application of Pressure-less Sinter Silver Epoxy Qualification and Application of Pressure-less Sinter Silver Epoxy Loh Kian Hwa, Nadzirah Yahya, Chin Siew Kheong, Lee Ken Hok Carsem Technology Centre Carsem (M) Sdn. Bhd S-site. Lot 52986 Taman Meru

More information

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Semiconductor IC Packaging Technology Challenges: The Next Five Years SPAY025 May 2006 White Paper Mario A. Bolanos, Director Semiconductor Group Packaging Technology Development, Texas Instruments In the era of communications and entertainment, growth of consumer electronics

More information

Lehman Brothers T Conference San Francisco. Craig DeYoung, Vice President Investor Relations December 9, 2004

Lehman Brothers T Conference San Francisco. Craig DeYoung, Vice President Investor Relations December 9, 2004 Lehman Brothers T4 2004 Conference San Francisco Craig DeYoung, Vice President Investor Relations December 9, 2004 Safe Harbor Safe Harbor Statement under the U.S. Private Securities Litigation Reform

More information

28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad)

28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad) 28nm Mobile SoC Copper Pillar Probing Study Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad) Overview Introduction to IMC Copper Pillar Implementation at IMC Low force

More information

Variable Frequency Microwave For Chip-On-Board Glob Top Curing

Variable Frequency Microwave For Chip-On-Board Glob Top Curing Variable Frequency Microwave For Chip-On-Board Glob Top Curing Binghua Pan (Phone: 65-458629 Fax: 65-4565422 e-mail: binghua.pan@delphiauto.com) Chih Kai Nah (Phone: 65-458629 Fax: 65-4565422 e-mail: chih.kai.nah@delphiauto.com)

More information

Quality Starts With Me

Quality Starts With Me 1 DAEWON COMPANY INTRODUCE DAEWON COMPANY INTRODUCE 2 Quality Starts With Me ABOUT DAEWON Daewon has founded in 1975 and has grown into a leading supplier of plastic Extrusion and injection molded products

More information

Package Solutions and Innovations

Package Solutions and Innovations Package Solutions and Innovations with Compression Molding IEEE SVC CPMT Aug 2015 Presented by C.H. Ang Towa USA Company Profile www.cpmt.org/scv 1 Corporate Overview Company: Towa Corp., Kyoto Japan Established:

More information

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Joohan Lee, Joseph J. Griffiths, and James Cordingley GSI Group Inc. 60 Fordham Rd. Wilmington, MA 01887 jlee@gsig.com

More information

Dallas Semicoductor DS80C320 Microcontroller

Dallas Semicoductor DS80C320 Microcontroller Construction Analysis Dallas Semicoductor DS80C320 Microcontroller Report Number: SCA 9702-525 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:

More information

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT

YOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT YOUR Strategic TECHNOLOGY PARTNER Wafer Back-End OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP PROTOTYping ENGINEERING TESTING SMT PRODUCTION CHIP ON BOARD SUPPLY CHAIN MANAGEMENT Next Level 0f

More information

High-performance Bonding Wires for Semiconductor Packaging

High-performance Bonding Wires for Semiconductor Packaging Technical Report UDC 621. 3. 049. 77 : 621. 792. 042 High-performance Bonding Wires for Semiconductor Packaging Tomohiro UNO* Takashi YAMADA Tetsuya OYAMADA Taizo ODA Abstract New types of bonding wires

More information

Thin Wafers Bonding & Processing

Thin Wafers Bonding & Processing Thin Wafers Bonding & Processing A market perspective 2012 Why New Handling Technologies Consumer electronics is today a big driver for smaller, higher performing & lower cost device configurations. These

More information

GaAs IC Reliability in Plastic Packages

GaAs IC Reliability in Plastic Packages William J. Roesch and Anthony L. Rubalcava TriQuint Semiconductor, Inc., 3625A S.W. Murray Blvd., Beaverton, Oregon 97005 Phone: 644-3535 ext. 273 FAX: (503) 644-3198 EMail: BillR@TQS.COM Introduction:

More information

Rockwell R RF to IF Down Converter

Rockwell R RF to IF Down Converter Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information