Effect of Underfill Entrapment on the Reliability of Flip-Chip Solder Joint
|
|
- Christopher Lane
- 5 years ago
- Views:
Transcription
1 Y. C. Chan M. O. Alam K. C. Hung H. Lu C. Bailey EPA Centre, Department of Electronic Engineering, City University of Hong Kong, Hong Kong, China; School of Computing and Mathematical Science, The University of Greenwich, Greenwich, UK Effect of Underfill Entrapment on the Reliability of Flip-Chip Solder Joint The application of underfill materials to fill up the room between the chip and substrate is known to substantially improve the thermal fatigue life of flip chip solder joints. Nowadays, no-flow underfill materials are gaining much interest over traditional underfill as the application and curing of this type of underfill can be undertaken before and during the reflow process and thus aiding high volume throughput. However, there is always a potential chance of entrapping no-flow underfill in the solder joints. This work, attempts to find out the extent of underfill entrapment in the solder joints and its reliability effect on the flip chip packages. Some unavoidable underfill entrapments at the edges of the joint between solder bumps and substrate pads are found for certain solder joints whatever bonding conditions are applied. It is interesting to report for the first time that partial underfill entrapment at the edges of the solder joint seems to have no adverse effect on the fatigue lifetime of the samples since most of the first solder joint failure in the no-flow flip chip samples during thermal cycling are not at the site of solder interconnection with underfill entrapment. Our modeling results show good agreement with the experiment that shows underfill entrapment can actually increase the fatigue lifetime of the no-flow flip chip package. DOI: / Introduction In the near future, conventional leaded packages are not expected to be able to handle high pin count integrated circuits. Consequently, the use of area array packaging technology is expected to increase dramatically. Flip chip technology is ideally placed to meet the demands for higher density, greater performance, and lighter weight products by the electronics industry. At present, state-of-the-art flip chip assembly technology cannot match the high throughputs of existing surface mounting technology SMT lines because the current method for manufacture of flip chip assemblies is time consuming. The traditional flip chip assembly process is to dispense flux, pick and place the die onto the substrate, and perform solder reflow. Only after this may the underfill be dispensed and cured. The processes that increase production time are 1 cleaning of the flux residues, 2 underfilling of the chip, and 3 the time needed to cure the underfill material. Underfilling is achieved by dispensing the liquid underfill along dual adjacent edges of the chip and allowing it to flow under the chip by capillary action. The flow time may be long for high density area array chips with a risk of void formation. Flux residues may impede flow and there are linked constraints on the stand-off gap between chip and substrate and the underfill flow properties. To eliminate the process bottlenecks associated with flip chip assembly outlined above, the so-called no-flow underfill process has recently been invented 1 9 that enables underfill addition and cure to occur before and during the reflow process. The noflow underfill also has the self-fluxing ability to remove the metal oxide and prevent the melted solder from reoxidation during reflow 2. To ensure that solder interconnects connect to the pads on the substrate, these underfill materials do not contain filler material and hence have a higher coefficient of thermal expansion CTE than those used in the traditional capillary flow process. This may lead to low package reliability and thus create a technical barrier in applying no-flow underfill technology 3. Considering the real manufacturing application of no-flow underfill technology, researchers and scientists try to formulate no-flow Manuscript received May 2003; final revision, April Review conducted by: B. Sammakia. underfill materials with CTE as low as possible. Wong s group 4 has incorporated the inorganic silica fillers into the no-flow underfill epoxy system. Although the CTE of the pre-filled versions of no-flow underfill materials can be achieved down to 30 ppm/ C, the incorporation of the inorganic fillers may hinder the solder joint interconnection formation and limit the wetting of the solder bump onto the substrate pad 4.We 5 have studied the reliability of the BGA assembly using no-flow underfill by thermal shock and bending cycle. The experimental results have shown that the no-flow underfill can greatly enhance the mechanical fatigue lifetime, but cannot improve the thermal reliability of BGA assembly because the CTE of no-flow underfill is still too great. In addition, another technical barrier in applying no-flow underfill technology is the underfill entrapment between solder bumps and substrate pads due to the poor wetting of solder to the pad and the non-uniformity of solder bump height, thus affecting the integrity of solder joint interconnection or ruining the entire package 6. No flow underfill could be entrapped partially or fully between the solder bump and substrate pad. Through electrical interconnection test, open solder joint is sorted out easily. However, the solder joint which is formed with partially entrapped underfill materials could not be sorted out through electrical measurement method during the process flow. This type of partial entrapment of the underfill materials may remain in the packages. This is why, it is important to know the reliability issues of such partial entrapment of underfill materials in flip-chip packaging. No work has been done before on such underfill entrapment which passes electrical continuity test but have not soldered properly. In this work we studied how the entrapment of the no-flow underfill materials effect the reliability of the flip-chip packages. We applied no-flow underfills into the flip chip bonding between solders and electroless Ni pads and investigated the integrity of the reflowed solder interconnects. The reliability of these types of flip chip packages under thermal cycling was conducted. Computational modeling was performed to explain the experimental results. Journal of Electronic Packaging Copyright 2004 by ASME DECEMBER 2004, Vol. 126 Õ 541
2 Table 1 Properties of the no-flow underfill materials Property NF1 NF2 Glass transition temperature Tg ( C) CTE (10 6 / C) Storage 25 C GPa Viscosity Pa.s Moisture absorption % Experimentation 2.1 Fabrication of Substrates With Electroless Ni Pad PCB substrates are fabricated by electroless Ni-P plating on the Cu pad. Immersion gold Au plating was immediately layered on top of the electroless Ni-P to avoid oxidation of the nickel surface. In order to maintain close to the optimum concentration of the plating solution and ensure the optimum deposit quality, a complete automatic titration setup was used to check and monitor the content, the ph value and the plating temperature, in the plating tanks. Fig. 2 Thermal shock conditions 2.2 Samples Preparation for No-Flow Flip-Chip Bonding The samples used in this study were the dummy flip-chip package in which the bump diameter and pitch were 190 and 457 m respectively, and the solder bump material was eutectic 63Sn/ 37Pb. The test board for flip chip assembly composed of FR-4 PCB. The substrate metallization was copper plated with electroless nickel and gold flash on top. The diameter of the test board pads was 150 m. A daisy chain design was used to measure and test the electrical continuity through all solder-joints. There were two types of samples studied for two different no-flow underfill materials NF1 and NF2. The detailed properties of the materials are summarized in Table 1. At first, the test boards were baked at 150 C for 1 hour before assembly to remove moisture. The substrate and chip were placed and aligned in a Karl Suss Manual flip chip bonder. Accurate volume of no-flow underfill was then dispensed by syringe onto the bond site to form a dome-shape using a LY9801D dispensing machine. The chip was then placed onto the substrate. The bonded samples were then reflowed using a 5-zone air convection oven BTU VIP-70N in a compressed air environment. The timeresolved temperature during reflow between the component and the test board was measured using a wireless profiler Super M.O.L.E, E /10. Both no-flow underfills NF1 and NF2 were cured during the modified reflow profile, which is shown in Fig. 1. No additional post cure was required. After reflow, the no-flow flip chip assemblies were checked by electrical measurement and inspected with X-ray inspection system and Scanning Acoustic Microscope SAM. 2.3 Thermal Shock Test. In order to investigate the effect of no-flow underfill entrapment on the fatigue failure, samples of NF1 and NF2 were subjected to thermal shock through 1000 cycles, which was performed in an air-to-air condition in a TABAI TSA-70L thermal shock chamber. The temperature range of thermal cycling was from 25 to 125 C and samples were held at each temperature for 15 minutes as shown in Fig. 2. The electrical continuity of the no-flow flip chip samples was monitored throughout the reliability test. The detection of first open solder joints through electrical interruption was used as the failure criteria 10. The number of cycles at solder joint failure was recorded. 2.4 Cross-Sectional Study of the Solder Joint. All the failed samples were mounted in epoxy and then ground and polished carefully to find out the open/defective joint as well as the joints where some no-flow underfill has been entrapped. Optical microscopy was used as a primary tool after each successive polishing. Scanning electron microscopy SEM was used to identify any crack in the solder joints. Fig. 1 Measured reflow profile for no-flow flip chip package 3 Results and Discussion 3.1 Flip Chip Bonding Using No-Flow Underfills. The challenge of implementation of no-flow underfill before reflow is that, adjustment of the bonding or placing force of the head of the flip-chip bonder is such that good contact of solder bump to the substrate pad and smooth compressive flow of no-flow underfill can be obtained. It is because too little force will lead to no contact between solder bump and substrate pad but too large force will cause serious deformation of solder bump, and thus trapping of thick layer of no-flow underfill may occur after reflow see Fig. 3. This thick layer of underfill entrapment may hinder the solder joint interconnection formation and limit the wetting of the solder bump onto the substrate pad. This type of underfill entrapments can be easily detected through electrical continuity test. Figure 4 shows the cross-section of the no-flow flip-chip solder joint, which presents good bonding between solder bump and substrate pad. Clearly in this case there appears to be no underfill trapped at the interface of the solder joint. We can say that this joint is sound both from an electrical and mechanical point of view. However, in our experimental results see Fig. 5, even though gold plated electroless Ni substrate and good bonding force for placing the chip have been selected, we still found some solder 542 Õ Vol. 126, DECEMBER 2004 Transactions of the ASME
3 Fig. 3 Optical micrograph showing trapping of thick layer of no-flow underfill after reflow joints with different degrees of underfill entrapment. The possible reason may be due to the non-uniformity of solder bump height. Figure 6 shows the schematic diagram of no-flow flip-chip bonding with a perfect interconnection, b underfill entrapment at one edge, both edges or surrounding the periphery of the joint, and c no interconnection due to occurrence of underfill layer between solder and pad. Normally, we can get good no-flow flipchip bonding in our samples, which is defined as no open of solder joints using electrical measurement. That means we may get solder joint interconnections with cases a and b in Fig. 6 as sound joints from the electrical test. One interesting question will be immediately asked does the underfill entrapment affect the reliability of the no-flow flip-chip package after thermal cycling? 3.2 Thermal Cycling for No-Flow Flip-Chip Samples Before the thermal shock test, the samples were inspected using SAM to see whether there were voids inside the underfill layer, especially the location of any voids near the solder joint. It was found that most of the no-flow flip-chip samples for both NF1 and NF2 showed no voids inside the underfill layer. Only a few Fig. 5 Optical micrograph showing the cross-section of the no-flow flip chip solder joint, which presents a good solder joint interconnection but with underfill entrapment between solder and substrate pad samples contain voids white spots inside the underfill layer See Fig. 7. Voids that appeared inside the underfill layer in our samples were quite small and located at the center but not near the solder joints. Normally, this type of void should not affect the long-term reliability. The number of cycles to failure for NF1 and NF2 samples are summarized in Table 2. We also present the works done by Wong s group W1, W2 & W3 in Table 2 for comparison 3. It is found that the increase in CTE will lead to a decrease in cycles to failure. The underfill materials surrounding the solder bumps help to relieve strains and stress occurring in the joint. In this study, we are concentrated on the underfill entrapment into the solder joint of flip-chip package. To find the failed solder joint after the thermal cycle test and also to locate underfill entrapped solder joints, we have carried out a tedious cross-sectional study of the solder joint from one side of the flip-chip to the other side. Surprisingly, our experimental results show that most of the first solder joint failure in the no-flow flip chip samples during thermal cycling are not at the site of solder interconnection with underfill entrapment although we found such defective joints at the outer most solder joints i.e. corner joints where maximum stress occurs. Lack of 100% metal-to-metal contact at the solder joint was supposed to fail easily. However, in reality it has not been found Fig. 4 Optical micrograph showing the cross-section of the no-flow flip chip solder joint, which presents a good bonding between solder bump and substrate pad Fig. 6 Schematic diagram of no-flow flip chip bonding with a perfect interconnection, b underfill entrapment at one edge, both edges or surrounding the periphery of the joint, and c no interconnection due to occurrence of underfill layer between solder and pad Journal of Electronic Packaging DECEMBER 2004, Vol. 126 Õ 543
4 Fig. 8 A model with trapped underfill. The center is filled with solder and therefore the joint still has good electric connection. Fig. 7 SAM picture of no-flow flip chip sample. Few voids white spots inside the underfill layer are observed. in any of the joints of our samples either for NF1 or NF2 underfill materials. So, one may ask whether underfill entrapment will enhance the fatigue resistance of the solder joint which may increase the lifetime of the no-flow flip chip package. In order to clarify this, we used computational modeling in conjunction with experiments to help identify the phenomena that would be too costly and even impossible to identify by experiments alone. Especially in this study of underfill entrapment, it is quite difficult to obtain systematic results of the underfill entrapment effect since the occurrence of this entrapment is random and the degree of underfill entrapment during no-flow flip chip assembly cannot be easily controlled. 3.3 Modeling for Underfill Entrapment. A threedimensional model of this package has been developed which includes details of the pads on both the substrate and die. The PHYSICA 11 multiphysics modeling framework has been used in this analysis to predict the stress-strain profiles across the package during a thermal cycle. The detailed three-dimensional model has captured all of the important local features around the solder joint. This broad parametric study over Young s Modulus E and CTE of the underfill has been used in providing fatigue lifetime data for the flip-chip component under cyclic thermal loading. During a thermal cycle the eutectic Sn-Pb solder will be operating at high homologous temperature. In such circumstances the major deformation phenomenon is time dependent creep that occurs within the solder during the thermal cycle. Each thermal cycle consists of four stage: temperature increase (125 C), dwell at this temperature, temperature decrease ( 25), dwell at this temperature. Each stage in the cycle lasts for 15 minutes, where the solder materials has time to deform and stress. To model creep deformation of solder on this parametric study, a sinh creep law has been applied 12. In this study the accumulated effective creep strain in the solder connections is analyzed and then used as the damage indicator in the Coffin-Manson empirical relationship to predict number of cycles to failure. To simulate the effect of underfill entrapment at the edges of the solder joint, a most universal model is considered for this study to cover most of the features found in our experiments. Figure 8 shows this model of a solder joint with entrapped underfill. The entrapped underfill has a doughnut shape with the center still filled with solder and therefore the joint still has good electric connection. In our modeling results, it is interesting to find that the fa- Table 2 Material properties and thermal shock cycles to failure of different no-flow underfill materials Material Tg CTE Cycles to failure NF NF W W W3 # # Addition of filler inside the no-flow underfil Fig. 9 Accumulated creep strain distribution in solder a no trapped underfill and b with trapped underfill. Only solder material is shown. 544 Õ Vol. 126, DECEMBER 2004 Transactions of the ASME
5 tigue lifetimes of this model are 14% higher than that of the model without trapped underfill. This phenomenon can be explained if we examine the creep strain distribution as shown in Fig. 9. In Fig. 9 a, the maximum darkest region is clearly shown to be close to the pad. In Fig. 9b, the creep strain distribution for model with underfill entrapment is shown. Clearly we can see that the location and magnitude being lower of creep strain has changed. The entrapped underfill materials act as cushion materials, which absorb thermal shock and nullify the creep strain. Therefore, due to a small amount of underfill entrapment we expect an increase in fatigue lifetime of the no-flow flip chip package. 4 Conclusions Partial underfill entrapment in the solder joint for flip chip packages could not be detected during an electrical continuity test. So, from reliability concerns it might be a serious concern whether this partial underfill entrapment at the edges of the solder joint nucleates the fracture during thermal cycling. In this paper, we attempted to find the effect of such underfill entrapment on the reliability of the flip chip package. Surprisingly, it was found that underfill entrapment seems to have no adverse effect on the fatigue lifetime of the samples since most of the first solder joint failure in the no-flow flip-chip samples during thermal cycling are not at the site of solder interconnection with underfill entrapment. We have done both experiments and modelling work to reach such a conclusion. From the modeling work of the sound solder joint, high creep strain was found close to the substrate pad and also near edges of the solder joint. However, if underfill entrapped into the edges of the solder joint, creep strain distribution of the remaining solder joint changes and severity of the creep strain reduces. We proposed that entrapped underfill act as a cushion materials which absorb the thermal shock. Hence our modeling results show that underfill entrapment can actually increase the number of cycles to failure. Acknowledgments The authors would like to acknowledge the financial support provided by Innovation and Technology Commission Innovation and Technology Fund Ref. ITS/182/00, City University of Hong Kong Project no and RGC Funding for Co-operative Research Centres CRC Project no The authors also thank C.P. Wong of Georgia Institute of Technology, Jordan Au of Emerson & Cuming and Dicky Wong of PAM Ltd for providing no-flow underfill materials. References 1 Wong, C. P., Shi, S., and Jefferson G., 1997, High Performance Low Cost Underfills for Flip Chip Applications, IEEE 47 th ECTC Proceedings, San Diego, California. 2 Shi, S. H., and Wong, C. P., 1999, Study of the Fluxing Agent Effects on the Properties of No-Flow Underfill Materials for Flip-Chip Applications, IEEE Trans. Compon., Packag. Manuf. Technol., Part A, 22 2, pp Shi, S. H., Yao, Q., Qu, J., and Wong, C. P., 2000, Study on the Correlation of Flip-Chip Reliability With Mechanical Properties of No-Flow Underfill Materials, International Symposium on Advanced Packaging Materials, pp Fan, L. H., Shi, S. H., and Wong, C. P., 2000, Incorporation of Inorganic Filler into the No-Flow Underfill Material for Flip-Chip Application, International Symposium on Advanced Packaging Materials, pp Tu, P. L., Chan, Y. C., and Hung, K. C., 2001, Reliability of the MicroBGA Assembly Using No-Flow Underfill, Microelectronics Reliability, Microelectron. Reliab., 41 12, pp Tu, P. L., 2001, Reliability Studies of Micro Ball Grind Array Assembly, Ph. D. thesis, City University of Hong Kong, pp Jianmin, Q., and Wong, C. P., 2002, Effective Elastic Modulus of Underfill Material for Flip-Chip Applications, IEEE Trans. Compon., Packag. Manuf. Technol., Part A, 25 1, pp Zhuqing, Z., and Wong, C. P., 2001, A Novel Approach to Incorporate Silica Filler into No-Flow Underfill, 2001 Int l Symposium on Electronic Materials and Packaging, pp Dutta, I., Gopinath, A., and Marshall, C., 2002, Underfill Constraint Effects during Thermomechanical Cycling of Flip-Chip Solder Joints, Journal of Electronic Materials, 31 4, pp Chan, Y. C., Tu, P. L., Tang, C. W., Hung, K. C., and Lai, J. K. L., 2001, Reliability Studies of BGA Solder Joints Effect of Ni-Sn Intermetallic Compound, IEEE Trans. Compon., Packag. Manuf. Technol., Part B, 24 1, pp PHYSICA, Multi-Physics Ltd, London. 12 Darveaux, R., and Banerji, K., 1995, Reliability of PBGA Assembly, Ball Grid Array Technology, McGraw-Hill, pp Popelar, S. F., 1998 A Parametric Study of Flip Chip Reliability Based on Solder Fatigue Modeling, International Electronics Manufacturing Technology Symposium, pp Bailey, C., Lu, H., and Wheeler, D., 2002, Computational Modeling Techniques for Reliability of Electronic Components on Printed Circuit Boards, Appl. Numer. Math., , pp Journal of Electronic Packaging DECEMBER 2004, Vol. 126 Õ 545
Manufacturing and Reliability Modelling
Manufacturing and Reliability Modelling Silicon Chip C Bailey University of Greenwich London, England Printed Circuit Board Airflow Temperature Stress at end of Reflow Stress Product Performance in-service
More informationSolder joint reliability of plastic ball grid array with solder bumped flip chip
ball grid array with solder bumped Shi-Wei Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo
More informationDesign for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*
Page 1 of 9 Design for Plastic Ball Grid Array Solder Joint Reliability The Authors S.-W. R. Lee, J. H. Lau* S.-W. R. Lee, Department of Mechanical Engineering, The Hong Kong University of Science and
More informationENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY
ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY Steven Perng, Tae-Kyu Lee, and Cherif Guirguis Cisco Systems, Inc. San Jose, CA, USA sperng@cisco.com Edward S. Ibe Zymet, Inc. East Hanover,
More informationThe Effect of Fillers in Nonconductive Adhesive on the Reliability of Chip-on-Glass Bonding with Sn/Cu Bumps
Materials Transactions, Vol. 52, No. 11 (2011) pp. 2106 to 2110 #2011 The Japan Institute of Metals The Effect of Fillers in Nonconductive Adhesive on the Reliability of Chip-on-Glass Bonding with Sn/Cu
More informationLead Free Solder for Flip Chip
Lead Free Solder for Flip Chip Zhenwei Hou & R. Wayne Johnson Laboratory for Electronics Assembly & Packaging Auburn University 162 Broun Hall, ECE Dept. Auburn, AL 36489 USA 334-844-1880 johnson@eng.auburn.edu
More informationSolder joint reliability of cavity-down plastic ball grid array assemblies
cavity-down plastic ball grid array S.-W. Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo Alto,
More informationY.C. Chan *, D.Y. Luk
Microelectronics Reliability 42 (2002) 1195 1204 www.elsevier.com/locate/microrel Effects of bonding parameters on the reliability performance of anisotropic conductive adhesive interconnects for flip-chip-on-flex
More informationEffect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.
Page 1 of 9 Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* The Authors S.-W. Lee, J.H. Lau** S.-W. Lee, Center for Advanced Engineering
More informationEffects of Solder Reflow on the Reliability of Flip-Chip on Flex Interconnections Using Anisotropic Conductive Adhesives
254 IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, VOL. 27, NO. 4, OCTOBER 2004 Effects of Solder Reflow on the Reliability of Flip-Chip on Flex Interconnections Using Anisotropic Conductive
More informationStudy of Self-Alignment of BGA Packages
IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 23, NO. 4, NOVEMBER 2000 631 Study of Self-Alignment of BGA Packages K. C. Hung, Y. C. Chan, Senior Member, IEEE, P. L. Tu, H. C. Ong, D. P. Webb, and J. K.
More informationThermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications
Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,
More informationDevelopment of gold to gold interconnection flip chip bonding for chip on suspension assemblies
Microelectronics Reliability 42 (2002) 381 389 www.elsevier.com/locate/microrel Development of gold to gold interconnection flip chip bonding for chip on suspension assemblies C.F. Luk a,1, Y.C. Chan b,
More informationLead-Free Solder Bump Technologies for Flip-Chip Packaging Applications
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong
More informationSelection and Application of Board Level Underfill Materials
Selection and Application of Board Level Underfill Materials Developed by the Underfill Materials Design, Selection and Process Task Group (5-24f) of the Assembly and Joining Committee (5-20) of IPC Supersedes:
More informationEffect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance
Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance 1 Tae-Kyu Lee, 2 Weidong Xie, 2 Steven Perng, 3 Edward Ibe, and
More informationLow Cycle Fatigue Testing of Ball Grid Array Solder Joints under Mixed-Mode Loading Conditions
Tae-Sang Park Mechatronics & Manufacturing Technology Center, Corporate Technology Operations, Samsung Electronics Co., LTD, 416, Maetan-3Dong, Yeongtong-Gu, Suwon-City, Gyeonggi-Do, 443-742, Korea e-mail:
More informationIEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY PART B, VOL. 20, NO. 1, FEBRUARY
IEEE TRANSACTIONS ON COMPONENTS, PACKAGING, AND MANUFACTURING TECHNOLOGY PART B, VOL. 20, NO. 1, FEBRUARY 1997 87 Effect of Intermetallic Compounds on the Thermal Fatigue of Surface Mount Solder Joints
More informationFlip Chip - Integrated In A Standard SMT Process
Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical
More informationEffects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages
Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Bhavesh Varia 1, Xuejun Fan 1, 2, Qiang Han 2 1 Department of Mechanical Engineering Lamar
More informationEXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY
As originally published in the SMTA Proceedings EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY Fei Xie, Ph.D. *, Daniel F. Baldwin, Ph.D. *, Han Wu *, Swapon Bhattacharya,
More informationEffect of pinhole Au/Ni/Cu substrate on self-alignment of advanced packages
Materials Science and Engineering B76 (2000) 87 94 www.elsevier.com/locate/mseb Effect of pinhole Au/Ni/Cu substrate on self-alignment of advanced packages K.C. Hung, Y.C. Chan *, H.C. Ong, P.L. Tu, C.W.
More informationHigh Reliable Non-Conductive Adhesives for Flip Chip CSP Applications
High Reliable Non-Conductive Adhesives for Flip Chip CSP Applications Myung-Jin Yim, Jin-Sang Hwang ACA/F Div., Telephus Co. 25-11, Jang-dong, Yusong-gu,, Taejon 35-71, Korea Tel.: +82-42-866-1461, Fax:
More informationThermomigration and electromigration in Sn58Bi ball grid array solder joints
J Mater Sci: Mater Electron (2010) 21:1090 1098 DOI 10.1007/s10854-009-9992-2 Thermomigration and electromigration in Sn58Bi ball grid array solder joints X. Gu K. C. Yung Y. C. Chan Received: 18 August
More informationGrowth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored Lead-free Solder Balls
Materials Transactions, Vol. 5, No. 3 () pp. 75 to 75 Special Issue on Lead-Free Soldering in Electronics # The Japan Institute of Metals Growth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored
More informationReliability Studies of BGA Solder Joints Effect of Ni Sn Intermetallic Compound
IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 24, NO. 1, FEBRUARY 2001 25 Reliability Studies of BGA Solder Joints Effect of Ni Sn Intermetallic Compound Y. C. Chan, Senior Member, IEEE, P. L. Tu, C. W.
More informationElectrical and reliability properties of isotropic conductive adhesives on immersion silver printed-circuit boards
DOI 10.1007/s00542-008-0678-0 TECHNICAL PAPER Electrical and reliability properties of isotropic conductive adhesives on immersion silver printed-circuit boards J. Lee Æ C. S. Cho Æ J. E. Morris Received:
More informationMetallurgical reaction and mechanical strength of electroless Ni-P solder joints for advanced packaging applications
JOURNAL OF MATERIALS SCIENCE: MATERIALS IN ELECTRONICS 11 (2000) 587±593 Metallurgical reaction and mechanical strength of electroless Ni-P solder joints for advanced packaging applications K. C. HUNG,
More informationSystem Level Effects on Solder Joint Reliability
System Level Effects on Solder Joint Reliability Maxim Serebreni 2004 2010 Outline Thermo-mechanical Fatigue of solder interconnects Shear and tensile effects on Solder Fatigue Effect of Glass Style on
More informationCharacterization of Coined Solder Bumps on PCB Pads
Characterization of Coined Solder Bumps on PCB Pads Jae-Woong Nah, Kyung W. Paik, Won-Hoe Kim*, and Ki-Rok Hur** Department of Materials Sci. & Eng., Korea Advanced Institute of Science and Technology
More informationReliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.
Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S. Henkel Electronic Materials Agenda 1. Introduction 2. Motivation 3. Interconnect
More informationBasic PCB Level Assembly Process Methodology for 3D Package-on-Package
Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be
More informationThermal cyclic test for Sn-4Ag-0.5Cu solders on high P Ni/Au and Ni/Pd/Au surface finishes
Journal of Mechanical Engineering and Sciences (JMES) ISSN (Print): 2289-4659; e-issn: 2231-8380; Volume 9, pp. 1572-1579, December 2015 Universiti Malaysia Pahang, Malaysia DOI: http://dx.doi.org/10.15282/jmes.9.2015.4.0152
More informationComposition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal
Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi
More informationReliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates
Reliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates Minja Penttilä, Kauppi Kujala Nokia Mobile Phones, Research and Technology Access Itamerenkatu
More informationSLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL
2017 IEEE 67th Electronic Components and Technology Conference SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL YoungRae Kim 1, JaeHun Bae 1, MinHwa Chang 1, AhRa Jo 1,
More informationHOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE
HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE AUTHORS: B. VANDEVELDE, L. DEGRENDELE, M. CAUWE, B. ALLAERT, R. LAUWAERT, G. WILLEMS
More informationAccurate Predictions of Flip Chip BGA Warpage
Accurate Predictions of Flip Chip BGA Warpage Yuan Li Altera Corporation 11 Innovation Dr, M/S 422 San Jose, CA 95134 ysli@altera.com, (48)544-758 Abstract Organic flip chip BGA has been quickly adopted
More informationReliability of Lead-Free Solder Connections for Area-Array Packages
Presented at IPC SMEMA Council APEX SM 2001 For additional information, please email marketing@amkor.com Reliability of Lead-Free Solder Connections for Area-Array Packages Ahmer Syed Amkor Technology,
More informationParametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging
Y. T. Lin Graduate Assistant C. T. Peng Graduate Assistant K. N. Chiang Associate Professor e-mail: Knchiang@pme.nthu.edu.tw Dept. of Power Mechanical Engineering, National Tsing Hua University, HsinChu
More informationWF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering
WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy
More informationBGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak
BGA Package Underfilm for Autoplacement Jan Danvir Tom Klosowiak NIST-ATP Acknowledgment Project Brief Microelectronics Manufacturing Infrastructure (October 1998) Wafer-Scale Applied Reworkable Fluxing
More informationEndoscopic Inspection of Solder Joint Integrity in Chip Scale Packages
Endoscopic Inspection of Joint Integrity in Chip Scale Packages Y.C. Chan, C.W. Tang and P.L. Tu Department of Electronic Engineering City University of Hong Kong ABSTRACT This paper reports, for the first
More informationBare Die Assembly on Silicon Interposer at Room Temperature
Minapad 2014, May 21 22th, Grenoble; France Bare Die Assembly on Silicon Interposer at Room Temperature W. Ben Naceur, F. Marion, F. Berger, A. Gueugnot, D. Henry CEA LETI, MINATEC 17, rue des Martyrs
More informationJournal of Science and Technology The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA)
The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA) Zainudin Kornain a, Azman Jalar a, Rozaidi Rasid b, a Institute of Microengineering and Nanoelectronics
More informationAustralian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test
AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai
More informationSimulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages
Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages by Ming-Che Hsieh STATS ChipPAC Taiwan Co. Ltd. Copyright 2013. Reprinted from 2013 International Microsystems,
More informationAvailable online at ScienceDirect. Procedia Engineering 79 (2014 )
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 79 (2014 ) 333 338 37th National Conference on Theoretical and Applied Mechanics (37th NCTAM 2013) & The 1st International Conference
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More informationComparative study of the dissolution kinetics of electrolytic Ni and electroless Ni P by the molten Sn3.5Ag0.5Cu solder alloy
Microelectronics Reliability 43 (2003) 2031 2037 www.elsevier.com/locate/microrel Comparative study of the dissolution kinetics of electrolytic Ni and electroless Ni P by the molten Sn3.5Ag0.5Cu solder
More informationMechanical Behavior of Flip Chip Packages under Thermal Loading
Mechanical Behavior of Flip Packages under Thermal Loading *Shoulung Chen 1,2, C.Z. Tsai 1,3, Nicholas Kao 1,4, Enboa Wu 1 1 Institute of Applied Mechanics, National Taiwan University 2 Electronics Research
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationREWORKABLE EDGEBOND APPLIED WAFER-LEVEL CHIP-SCALE PACKAGE (WLCSP) THERMAL CYCLING PERFORMANCE ENHANCEMENT AT ELEVATED TEMPERATURE
REWORKABLE EDGEBOND APPLIED WAFER-LEVEL CHIP-SCALE PACKAGE (WLCSP) THERMAL CYCLING PERFORMANCE ENHANCEMENT AT ELEVATED TEMPERATURE Tae-Kyu Lee, Ph.D. Portland State University Portland, OR, USA taeklee@pdx.edu
More informationBrittle Failure Mechanism of SnAgCu and SnPb Solder Balls during High Speed Ball Shear and Cold Ball Pull Tests
Brittle Failure Mechanism of SnAgCu and SnPb Solder Balls during High Speed Ball Shear and Cold Ball Pull Tests Fubin Song 1, S. W. Ricky Lee 1, Keith Newman 2, Bob Sykes 3, Stephen Clark 3 1 EPACK Lab,
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS
ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS B. Rogers, M. Melgo, M. Almonte, S. Jayaraman, C. Scanlan, and T. Olson Deca Technologies, Inc 7855 S. River Parkway,
More informationTEMPERATURE CYCLING AND FATIGUE IN ELECTRONICS
TEMPERATURE CYCLING AND FATIGUE IN ELECTRONICS Gilad Sharon, Ph.D. DfR Solutions Beltsville, MD, USA gsharon@dfrsolutions.com Greg Caswell DfR Solutions Liberty Hill, TX, USA gcaswell@dfrsolutions.com
More informationEFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew
EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS Mulugeta Abtew Typical PCB Assembly Process PCB Loading Solder Paste Application Solder Paste Inspection
More informationinemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2
inemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2 Version: 4.1 Date: March 26, 2014 Project Leader: Bart Vandevelde
More informationFlip Chip Joining on FR-4 Substrate Using ACFs
Flip Chip Joining on FR-4 Substrate Using ACFs Anne Seppälä, Seppo Pienimaa*, Eero Ristolainen Tampere University of Technology Electronics Laboratory P.O. Box 692 FIN-33101 Tampere Fax: +358 3 365 2620
More informationTHE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH
THE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH Keith Rogers and Craig Hillman CALCE Electronic Products and Systems Center University of Maryland College
More informationEditorial Manager(tm) for Microsystem Technologies Manuscript Draft
Editorial Manager(tm) for Microsystem Technologies Manuscript Draft Manuscript Number: Title: Electrical and Reliability Properties of Isotropic Conductive Adhesives on Immersion Silver Printed-Circuit
More informationEVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS
As originally published in the SMTA Proceedings. EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS Fei Xie, Ph.D., Han Wu, Daniel F. Baldwin, Ph.D., Swapan Bhattacharya,
More informationA study aimed at characterizing the interfacial structure in a tin silver solder on nickel-coated copper plate during aging
Sādhanā Vol. 33, Part 3, June 2008, pp. 251 259. Printed in India A study aimed at characterizing the interfacial structure in a tin silver solder on nickel-coated copper plate during aging D C LIN 1,
More informationBasic Project Information. Background. Version: 2.0 Date: June 29, Project Leader: Bart Vandevelde (imec) inemi Staff: Grace O Malley
inemi Statement of Work (SOW) Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Project, Phase 2 (Experimental build and testing) Version: 2.0 Date: June 29, 2015 Project
More informationA Novel Material for High Layer Count and High Reliability Printed Circuit Boards
A Novel Material for High Layer Count and High Reliability Printed Circuit Boards Jie Wan, Junqi Tang, Xianping Zeng Shengyi Technology Co., Ltd. No.5 Western Industry Road, North Industry District SSL
More informationFundamentals of Sealing and Encapsulation
Fundamentals of Sealing and Encapsulation Sealing and Encapsulation Encapsulation and sealing are two of the major protecting functions of IC packaging. They are used to protect IC devices from adverse
More informationROOM TEMPERATURE FAST FLOW REWORKABLE UNDERFILL FOR LGA
As originally published in the SMTA Proceedings ROOM TEMPERATURE FAST FLOW REWORKABLE UNDERFILL FOR LGA Mary Liu, Ph.D., and Wusheng Yin, Ph.D. YINCAE Advanced Materials, LLC Albany, NY, USA wyin@yincae.com
More informationFreescale Semiconductor Tape Ball Grid Array (TBGA) Overview
Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the
More informationStudy of anisotropic conductive adhesive joint behavior under 3-point bending
Microelectronics Reliability 45 (2005) 589 596 www.elsevier.com/locate/microrel Study of anisotropic conductive adhesive joint behavior under 3-point bending M.J. Rizvi a,b, Y.C. Chan a, *, C. Bailey b,h.lu
More informationEffect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging
Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging Y. W. Pok, D. Sujan, M. E. Rahman, S. S. Dol School of Engineering and Science, Curtin University Sarawak Campus, CDT
More informationBonding Parameters of Anisotropic Conductive Adhesive Film and Peeling Strength
Key Engineering Materials Online: 5-11-15 ISSN: 1-9795, Vols. 97-3, pp 91-9 doi:1./www.scientific.net/kem.97-3.91 5 Trans Tech Publications, Switzerland Bonding Parameters of Anisotropic Conductive Adhesive
More informationUsing PDMS Micro-Transfer Moulding for Polymer Flip Chip Packaging on MEMS
Using PDMS Micro-Transfer Moulding for Polymer Flip Chip Packaging on MEMS Edward K.L. Chan, Cell K.Y. Wong, M. Lee, Matthew M.F. Yuen, Yi-Kuen Lee Department of Mechanical Engineering Hong Kong University
More informationWorld Academy of Science, Engineering and Technology International Journal of Electronics and Communication Engineering Vol:3, No:11, 2009
International Science Index, Electronics and Communication Engineering waset.org/publication/5181 Effect of Curing Profile to Eliminate the Voids / Black Dots Formation in Underfill Epoxy for Hi-CTE Flip
More informationEVOLUTION OF INTERNAL STATES IN A SN-PB SOLDER JOINT DURING RE-FLOW AND THERMAL CYCLES
EVOLUTION OF INTERNAL STATES IN A SN-PB SOLDER JOINT DURING RE-FLOW AND THERMAL CYCLES Liew Yek Ban 1, Mohd Nasir Tamin 1 and Goh Teck Joo 2 1 Faculty of Mechanical Engineering, Universiti Teknologi Malaysia,
More informationSCIENCE & TECHNOLOGY
Pertanika J. Sci. & Technol. 25 (4): 1249-1254 (2017) SCIENCE & TECHNOLOGY Journal homepage: http://www.pertanika.upm.edu.my/ Intermetallic Growth of SAC237 Solder Paste Reinforced with MWCNT Azmah Hanim,
More informationOptoelectronic Chip Assembly Process of Optical MCM
2017 IEEE 67th Electronic Components and Technology Conference Optoelectronic Chip Assembly Process of Optical MCM Masao Tokunari, Koji Masuda, Hsiang-Han Hsu, Takashi Hisada, Shigeru Nakagawa, Science
More informationPlasma for Underfill Process in Flip Chip Packaging
Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015
More informationYasunori Chonan 1,2,, Takao Komiyama 1, Jin Onuki 1, Ryoichi Urao 2, Takashi Kimura 3 and Takahiro Nagano Introduction
Materials Transactions, Vol. 43, No. 8 (2002) pp. 1840 to 1846 Special Issue on Lead-Free Electronics Packaging c 2002 The Japan Institute of Metals Influence of Phosphorus Concentration in Electroless
More informationEffect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die.
Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan
More informationNon-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA
Materials Transactions, Vol. 49, No. 9 (2008) pp. 2100 to 2106 #2008 The Japan Institute of Metals Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA
More informationY.C. Chan *, D.Y. Luk
Microelectronics Reliability 42 (2002) 1185 1194 www.elsevier.com/locate/microrel Effects of bonding parameters on the reliability performance of anisotropic conductive adhesive interconnects for flip-chip-on-flex
More informationELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations
ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations R. Wayne Johnson Alumni Professor 334-844 844-1880 johnson@eng.auburn. @eng.auburn.eduedu Outline System Design Issues
More informationELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations
ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations R. Wayne Johnson Alumni Professor 334-844-1880 johnson@eng.auburn. @eng.auburn.eduedu Outline System Design Issues Package
More informationEPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS
As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic
More informationIMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION
IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS
More informationProcessor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System
Processor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System Chris G. Macris, Thomas R. Sanderson, Robert G. Ebel, Christopher B. Leyerle Enerdyne Solutions,
More informationInnovative MID Plating Solutions
Innovative MID Plating Solutions High Reliability Wire Bond Technique for MIDs Jordan Kologe MacDermid Electronics Solutions jkologe@macdermid.com 1 MacDermid: Specialty Chemical Solutions Over 2000 Worldwide
More informationFEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking
Hisada et al.: FEM Analysis on Warpage and Stress at the Micro Joint (1/6) [Technical Paper] FEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking Takashi Hisada*, Yasuharu Yamada*,
More informationMaterial Selection and Parameter Optimization for Reliable TMV Pop Assembly
Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,
More informationWhite Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong
White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,
More informationAging Studies of PBGA Solder Joints Reflowed at Different Conveyor Speeds
Aging Studies of PBGA Solder Joints Reflowed at Different Conveyor Speeds S. H.,Fan*, Y. C. Chant, C. W. Tang and J. K. L. La? Department of Electronic Engineering and Department of Physics and Materials
More informationEffects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Alloys
Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Kazuki Tateyama, Hiroshi Ubukata*, Yoji Yamaoka*, Kuniaki Takahashi*, Hiroshi Yamada** and Masayuki Saito
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 15 Lead in solders to complete a viable electrical connection between semiconductor
More informationDissolution of electroless Ni metallization by lead-free solder alloys
Journal of Alloys and Compounds 388 (2005) 75 82 Dissolution of electroless Ni metallization by lead-free solder alloys Ahmed Sharif, Y.C. Chan, M.N. Islam, M.J. Rizvi Department of Electronic Engineering,
More informationReflow Profiling: Time a bove Liquidus
Reflow Profiling: Time a bove Liquidus AIM/David Suraski Despite much research and discussion on the subject of reflow profiling, many questions and a good deal of confusion still exist. What is clear
More informationCopyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply
Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 7 a a) Lead in high melting temperature type solders (i.e. lead-based alloys containing
More information*EP A2* EP A2 (19) (11) EP A2 (12) EUROPEAN PATENT APPLICATION. (43) Date of publication: Bulletin 2005/08
(19) Europäisches Patentamt European Patent Office Office européen des brevets *EP00891A2* (11) EP 1 08 91 A2 (12) EUROPEAN PATENT APPLICATION (43) Date of publication: 23.02.0 Bulletin 0/08 (1) Int Cl.
More information