Table 1. Factors for the design of experiments Design Factors Low (-) High (+) Conformal Coating Spray Dip Pad Type SMD NSMD Underfill No Yes
|
|
- Merilyn Mitchell
- 6 years ago
- Views:
Transcription
1 Design of Experiments for Board Level Solder Joint Reliability of PBGA Package under Various Manufacturing and Multiple Environmental Loading Conditions Haiyu Qi, Michael Osterman, and Michael Pecht CALCE Electronic Products and Systems Center University of Maryland, College Park, MD, 2742 USA and Abstract A design of experiments was conducted to determine the reliability of plastic ball grid array packages under various manufacturing and multiple environmental loading conditions. Parameters included conformal coating methods, underfill, solder mask defined and non-solder mask defined pads. Board level temperature cycling, vibration, and combined temperature cycling and vibration testing were performed to quantify the reliability and identify preferred design parameters. Through the main effects and interaction analysis, test results show underfill is the key parameter related to the solder joint reliability improvement. Conformal coat method and printed circuit board pad design are not main effects on solder joint reliability. interactive relationship exists among these three factors under temperature cycling loading, but some interactive relationship between printed circuit board pad type and the conformal coating method exists under vibration and combined loading conditions. 1. Introduction Plastic ball grid array (PBGA) packages are commonly used in commercial applications including most computer related products. BGA packaging offers higher density for a much greater distance between interconnects and improved electrical performance, e.g., a lower electrical inductance [1] [2]. Compared to leaded packages, without the concerns of lead coplanarity and bent leads, BGA packages are much more easily handled and assembled. In spite of the advantages of BGA packages over leadframe packages, designers of long-life, high reliability systems, such as aerospace, under-the-hood automotive, and some telecommunications applications, have been reluctant to use PBGAs because of concerns related to their ability to survive in harsh environments over long periods of time. For example, the types of environments that can be experienced in aerospace applications include: extreme temperature changes between take off and cruising altitude, and significant vibration levels over a wide range of frequencies [3]. Given that the commercial marketplace for electronic packages is technologically ahead of the aerospace industry and furthermore, the aerospace industry purchase volume is low compared to commercial yearly volumes, there is a critical need to explore and understand the use of commercially available packages for high reliability applications. In an effort to start understanding the implications of using commercially readily available packages for the high reliability requirement applications, a 2-level factorial design of experiment (DOE) was conducted. Three analyzed factors were the printed circuit board (PCB) pad type, underfilling of the ball grid array with epoxy, and conformal coating of the assembled PCBs. The test conditions included air-to-air temperature cycling, vibration testing, and combined loadings. Results from the experiment were used to provide guidelines on those parameters which significantly affect solder-joint reliability and determine means to improve reliability by making changes to specific parameters. 2. Design of Experiments Layout Three design parameters identified as being important to PBGA usage in aerospace environments are underfilling BGAs, pad type (solder mask defined, SMD vs. non-solder mask defined, NSMD), and conformal coating method (spray vs. dip) [4]. is widely used to improve BGA interconnect reliability under thermal cycling condition. The underfill epoxy adds life to the solder-joints by spreading out the CTE mismatch forces from only on the solder joints to across the entire substrate surface area. [4-9]. The fill pattern and particles distribution of underfill material are two important factors [9-1]. However, the PCB assembly process with underfiling is more complex and rework is extremely difficult.
2 The advantage of SMD pads vs. NSMD pads is to provide increased bonding force to the Cu traces in the PCB. Additionally, the SMD pad keeps moisture out of the PCB in the area of the pad. However, since the SMD pad rests on the Cu pad, the solder mask edge deforms the shape of the solder ball and the solder-mask will usually touch the solder-ball. It is the combination of the shape deformation and the impingement that causes the stress riser [4]. Rorgren et. al. [6] studied a number of different BGA packages reliability under harsh automotive-like environmental conditions. The environmental tests comprised temperature cycling from -4 to 1 ºC, with and without simultaneous exposure to vibration (8 G, 1-5 Hz) during the high temperature phase, as well as humidity cycling from 25 to 65 ºC at 93 % RH. The results show that non-soldermask defined (NSMD) pads on both board and package gives superior performance for the PBGA361, compared to when solder mask defined (SMD) pads are used. Conformal coatings are intended to provide electrical insulation and environmental protection thus minimizing the performance degradation to electronic PCB s by humidity, handling, debris, and contamination [12]. Conformal coating can be applied to the PCB by either spray or dip. The dip approach covers the entire PCB by dipping the PCB into the coating bath. The extraction rate shall be such as to obtain uniform thickness [13]. This method is more popular when PCBs are mostly populated with through-hole components [14]. conformal coating method works best with low-viscosity coatings since high-viscosity materials tend to sputter [14]. In this study, a design of experiments (DOE) was set up to investigate the effect of solder joint reliability due to various thermal and vibration stress conditions. Three design parameters were chosen as discussed above: underfilling, pad type, and conformal coating method. The focus was on two-level factorial design (see Table 1), in which each input variable was varied at high (+) and low (-) levels. Environmental tests included temperature cycling, vibration and combined loadings. For temperature cycling, the temperature range was -4 to 125 C which follows the JEDEC temperature cycling standard (JESD22-A14-B). A complete cycle is one hour with 15 minutes ramp times between extremes temperature and 15 minutes dwell times at the extremes temperature. Vibration test levels were set to.1 G 2 /Hz based on previous step stress studies [3, 4]. The random vibration load occurred over a frequency range of 1 to 1 Hz g 2 /Hz. Combined loading included both temperature cycling and vibration concurrently. A matrix for the tests is shown in Table 2. Each cell of the test is comprised of all groups from Table Experimental Setup Table 1. Factors for the design of experiments Design Factors Low (-) High (+) Conformal Coating Pad Type SMD NSMD Underfill Table 2. Summary of environmental tests Tests Level tes Temperature Cycling -4/125 C 15 minutes ramp and 15 minutes dwell Vibration.1 G 2 /Hz Frequency from 1 to 1 Hz Combined Loading -4/125 C &.1 G 2 /Hz Concurrently The experimental specimen consisted of 15 commercially available daisy-chained 272 PBGAs [15] mounted onto a FR-4 PCB. The packages have 272 balls in a partially depopulated array (4 perimeter ball rows and a 4x4 thermal ball area), with a ball pitch of 1.27 mm. The package itself is 27x27 mm sq. in size with solder mask defined ball pads of.635 mm diameter and.15mm thickness. Standoff of solder joint height is.45mm. Figure 1 shows the test board with the packages numbered. An underfill of Alpha Metals Staychip U181 and a conformal coating of Humiseal 2A64 polyurethane were applied to the assemblies. The approximate thickness of conformal coating is.5 mil, i.e., 1.27E-4mm. The general material properties of underfill and conformal coating are listed in Table 3. 2
3 Table 3. Material Properties Material Coefficient of Thermal Expansion (CTE) (ppm/ºc) Young s Modulus (MPa) Underfill Conformal Coating common U1 U7 U1 U2 U3 U4 U5 U6 U7 U8 U9 U1 U15 U11 U12 U13 U14 U15 Figure 1. Layout of a test vehicle During all of the experiments, the resistance of each daisy-chained circuit through each BGA was continuously monitored using an event detector. The advantage of this method is that any individual BGA interconnect failure will result in an increase in the resistance of the circuit. During a 6-second data logging interval, the event detector can detect any resistance over 3 Ohms [16] which persists for more than 12 microseconds and record it as an event. A BGA solder joint failure is reported when ten consecutive events are recorded. 4. Results and Discussions Experimental results under temperature cycling, vibration, and combined loading conditions were analyzed. The main effects and interactions between design parameters were identified using Minitab Temperature cycling test Eight test runs were carried out based on different design parameter combinations as Table 4 shows. The sample size for each design parameter combinations were 15. Of the 12 of packages tested, 52 failed after 4675 temperature cycles (hours). Based on distribution analysis, 2-parameter Weibull distributions were the best fit for the experimental results. Table 4 summarizes the Weibull shape factor and characteristic life with respect to the different design parameters tested. Weibull plots are shown in Figure 2. The last two test runs (NSMD-UF- and NSMD-UF-) in Table 4 did have any failures when the test was completed after 4675 cycles. Therefore, for these tests, we calculated the characteristic life using the largest shape factor obtained from SMD-UF- test run and assumed the first failure occurred at 4676, just one cycle after the test was completed. These Weibull characteristic lives were then chosen as the response characteristic for the two-level factorial design with eight runs to perform factorial design analysis. It needs to be aware some huge variation of shape factors observed in Table 4. For example, shape factor for SMD-UF- is 3.8 but 12.6 for SMD-UF-. It might indicate different failure mechanisms existing. Figure 3 shows a Pareto chart of the effects with response to the characteristic life. The y-axis in the Pareto chart shows the factors that potentially influence the response characteristics. The x-axis in the Pareto chart is the analysis result of absolute value of the effects. The larger the value, the greater is the influence on the response characteristics. A reference line was drawn on the chart based on Lenth's method 3
4 [17, 18]. Any factor with an effect which extends past this reference line is potentially important. In this case, underfilling is the only factor exceeds past this reference line. Therefore, underfilling is the most important effect on the response characteristics, i.e., solder joint fatigue life. The mean values of the response variable for each level of a factor were also plotted in Figure 3 as a main effects plot. A reference line at the grand mean of the response data was drawn in that plot. A main effect occurs when the mean response changes across the levels of a factor. The main effects plot shows there is no significant difference on the mean of solder joint fatigue characteristic life for different pad type and coating methods. However, packages with underfill significantly improved the solder joint durability compared to non-underfilled packages. This confirms the Pareto Chart observations that the underfilling has the greatest influence on solder joint fatigue life. Table 4. Times to failure under temperature cycling test Pad Type / SMD-UF NSMD-UF SMD-UF NSMD-UF Weibull 2-P Distribution Coating Confidence bounds Method Characteristic Life (.9, 2 sided) Shape Factor (β) (η, # of cycles) Low Upper Limit (η) Limit (η) NA NA NA NA 4
5 Figure 2 Weibull plots of time to failure under temperature cycling test An interaction plot shows the impact that changing the settings of one factor has on another factor. Because an interaction can magnify or diminish main effects, evaluating interactions is extremely important. Parallel lines in an interactions plot indicate no interaction. The greater the departure of the lines from the parallel state, the higher the degree of interaction. The interactions plot in Figure 4 shows that there exists negligible interaction between PCB pad type and underfilling and only a little interaction between PCB pad type and coating method. On the other hand, underfilling has a high degree of interaction with the coating method. For example, the characteristic life of the underfilled package does not significantly change when the coating method changes from dip to spray. On the contrary, non-underfilled packages with spray coating have much better durability than those subject to dip coating. The reason that non-underfilled package with dip coating method has less durability is that some coating intrude under the package which can weaken the solder-joints due to coefficient of thermal expansion (CTE) mismatch. On the other hand, spray conformal coating will not get under the packages. For underfilled package, there is no chance for conformal coating intrusion under the package due to the existence of underfill. Therefore, the coating method does not significantly affect the reliability of underfilled packages. 5
6 Cube plots are used to show the relationships among eight factors with a response measure for 2-level factorial. The optimum design or designs can then be found from the cube plot. In this study, there are 2 designs with the same longest fatigue life (5781 cycles): NSMD-UF- and NSMD-UF-, based on our assumption. Taking into account the interaction plot observation, the optimum design parameters can be determined as NSMD-UF- in the temperature cycling study. If compared to the worst case with design parameters (SMD--UF), the characteristic life was improved around 31% using the optimum design parameters (NSMD-UF-). 4.2 Vibration test The vibration test board was clamped along the long edges with a card guide. The vibration stress level was set to.1 G 2 /Hz. The random vibration load frequency range was from 1 to 1 Hz. Of 12 packages tested (6 non-underfilled and 6 underfilled), 16 non-underfilled packages failed and 1 underfilled package failed. Table 5 shows the number of failures per the different design parameters. Since the locations of packages on PCB board can affect stress distributions and stress responses of packages, it is not appropriate to use any distribution to obtain the mean life or characteristic life for each test run. On the other hand, the number of failures for different design parameters provides a good response characteristic for DOE analysis because each test run was carried out under the same boundary and stress conditions. The Pareto chart in Figure 5 shows underfilling has the largest effect number compared to other factors, though it does not extend beyond the reference line. The main effects plot shows a main effect occurs when the mean response changes across the levels of the underfilling factor. Therefore, underfilling is the most important factor under vibration loading in this study, which is similar with the conclusion drawn from temperature cycling test. The interaction plot in Figure 6 shows that there exists the greatest interaction between PCB pad type and coating method. For example, when the PCB pad type is NSMD, dip coating method is better than spray coating method in terms of the number of failures. However, when the PCB pad type is changed to SMD, spray coating method is better than dip in terms of the number of failures. The cube plot in Figure 6 identifies three conditions for the least number of failures (): SMD-UF-, NSMD-UF-, and NSMD-UF-. Among them, NSMD-UF- was eliminated from the possible optimum designs based on the interaction plot observations. Therefore, NSMD-UF- and SMD-UF- can be considered as the best design. Compared to SMD-UF- design parameters, the reliability with the optimum design parameters was improved at least four times in terms of number of failures. Table 5. Number of failures under vibration test Pad Type / SMD-UF NSMD-UF SMD-UF NSMD-UF Number of Failures Combined loading A combined temperature cycling and vibration test was conducted at -4/125 C and.1 G 2 /Hz stress level. The test exposure duration was 2175 hours. As mentioned before, different package locations can cause different stress responses under vibration loading conditions. Therefore, the same package location was chosen for DOE analysis under combined loading condition. Table 6 lists the time to failure of package U1s (see Figure 1) for all test vehicles. Since there was no failure observed for last test run (NSMD-UF-) when the test was completed after 2175 hours, the time to failure was then 6
7 conservatively assumed as 2176 hours, just one hour after the test was completed. The time to failure was then used as the response characteristic for DOE analysis. The Pareto chart and main effects plot in Figure 7 shows underfilling has the largest effect on solder joint time to failure. This observation is consistent with temperature cycling and vibration testing. The interaction plot in Figure 8 shows that there are no interactions between PCB pad type and underfilling, or between coating method and underfilling. An interaction exists between PCB pad type and coating method and the trend is the same as that under vibration loading, i.e., dip coating method is better than spray coating method for solder joint durability if PCB pad type is NSMD, but worse if the PCB pad type is SMD. From the cube plot in Figure 8, the optimum design parameters are identified NSMD-UF- in terms of time to failure. These design parameters are also found to be the best combination under temperature cycling and vibration testing. If compared time-to-failure between SMD-UF- and NSMD-UF- under combined loading, the durability under the optimum design parameters were dramatically improved with several orders. However, this comparison should only be used as a qualitative way, instead of quantitatively with considering the sample size and distribution. 4.4 Failure Analysis Table 6. Times to failure under combined loading test Pad Type / SMD-UF NSMD-UF SMD-UF NSMD-UF Time to failure (# of hours) n-destructive and destructive failure analysis were performed on test vehicles when accelerated tests done. Electrical resistances of daisy-chained packages were measured using Fluke 75 multimeter. The failed packages were observed from either the electrical open or extremely high resistance number (at ~MΩ order). Several packages identified as having failed electrical probe tests were removed from boards for cross sectioning. Figure 9 through Figure 11 show shows the cross section images of some typical solder joint balls from non-underfilled packages under the various loadings. The observed failure mode was fatigue cracks that initiated from the comer and propagated through the eutectic solder. Cracks occurred at either or both the component side and the PCB board side. This is consistent with other observations [5, 19]. Crosssection work is being continued on the underfilled packages to identify the possible failure site. 7
8 Component Side Crack PCB Side Figure 9. A cross-section image of a failed solder joint (NSMD-UF-) under thermal cycling Component Side PCB Side Crack Figure 1. A cross-section image of a failed solder joint (NSMD-UF-) under thermal cycling Component Side Cracks PCB Side Figure 11. A cross-section image of a failed solder joint (SMD-UF-) under combined loading 5. Conclusions PBGA interconnect reliability was investigated through a 3-factors 2-level factorial design of experiments. These three factors were PCB pad type (NSMD or SMD), underfilling ( or ), and conformal coating method ( or ). Environmental conditions included temperature cycling, vibration, and combined temperature cycling and vibration. 8
9 Both Pareto charts and main effects charts identified the main factor among the three factors to be the underfilling, which has the greatest impact on solder joint reliability. For all environmental conditions, underfilled packages had better durability than non-underfilled ones. Through interaction analysis, an interactive relationship was found between underfilling and the coating method under temperature cycling loading. For example, the non-underfilled package with dip coating method was identified to be less durable than those subject to the spray coating method. The reason is the intrusion of coating under the package due to dip coating method, which caused enhanced CTE mismatch. On the other hand, spray conformal coating will not get under the packages and results in better durability. The interaction between PCB pad type and coating method was found under vibration loading and combined loading. For example, when the PCB pad type was NSMD, dip coating method was better than spray coating method for solder joint reliability. However, when the PCB pad type was changed to SMD, spray coating method had better durability than the dip method. Based on Cube and interaction plots, the preferred design parameters in terms of solder joint reliability were identified as NSMD pad type, with underfill, and dip coating method under all environmental conditions in this study. Therefore, these parameters may be considered as the base-line to design durable solder joint of PBGAs. 6. Acknowledgments The authors thank Manufacturers' Services Ltd. (MSL) for assembling test boards, and Motorola Inc., Honeywell Inc. and the CALCE Electronic Products and Systems Consortium for providing test facilities and performing tests. 7. References [1] Vardaman, E.J., Crowley, R., and Goodman, T., The Market for Ball Grid Array Packages, In: 1995 Japan IEMT Symposium. Proceedings of 1995 Japan International Electronic Manufacturing Technology Symposium, New York, NY, USA: IEEE, p. 25-7, [2] Bjorndahl, W.D., Selk, K., and Chen, W., Surface Mount Technology Capabilities and Requirements, 1997 IEEE Aerospace Conference, Proceedings, New York, NY, USA: IEEE, vol.4, p , [3] Guha, R., Humphrey, D., Prodromides, K., Burnette, T., Koschmieder, T., Osterman, M., Qi, H., Kennedy, J. and Veum, J. Plastic Ball-Grid-Arrays (PBGA): Are They Ready for Environmentally Harsh Aerospace Applications?, 2WAC-149, World Aviation Congress & Display (WAC), Phoenix, Arizona, vember. 22. [4] Baumann, T., Burnette, T., Humphrey, D., Kennedy, J., Koschmieder, T., Osterman, M., Qi, H., Prodromides, K., and Veum, J., Underfilled PBGA Packages and Their Board Level Cycling and Vibration Performance, SMTA International 22, Rosemont, Illinois, Sept. 22. [5] Burnette, T., Johnson, Z., Koschmieder, T., and Oyler, W. Underfilled BGAs for a Variety of Plastic BGA Package Types and the Impact on Board-Level Reliability, Proc 51st Electronic Components and Technology Conf, Orlando, FL, May 29-June 1 21, p , 21. [6] Rorgren, R., Tegehall, P.-E., Carlsson, P. Test Methods and Reliability Evaluation of BGA Packages for Automotive Electronics, Proceedings. The 34th ISHM-rdic Annual Conference. Molndal, Sweden: ISHM-rdic, 186/1-2, p , [7] Johnson, Z. and T. Koschmieder, BGA Underfills, Advanced Packaging, vol. 1 #12, p , Dec. 21. [8] Cho, S. and Han, B., Effect of Underfill on Flip-Chip Solder Bumps: An Experimental Study By Microscopic Moire Interferometry, The International Journal of Microcircuits and Electronic Packaging, Vol. 24,. 3, pp , 22. [9] Okura, J.H., Shetty, S., Ramakrishnan, B., and Dasgupta, A., Guidelines to Select Underfills for Flip Chip on Board Assemblies and Compliant Interposers for Chip Scale Package Assemblies, Microelectronics Reliability, Vol. 4,. 7, pp , July 2. [1] Darbha, K., Okura, J.H. and Dasgupta, A., Impact of Underfill Filler Particles on Reliability of Flip Chip Interconnects, IEEE Transactions on Components, Packaging and Manufacturing Technology- Part A, Vol. 21,. 2, June
10 [11] Hang, Y., Bigio, D., and Pecht, M., Fill Pattern and Particle Distribution of Underfill Material, IEEE Transactions on Components and Packaging Technologies, Vol.27,. 3, pp , September 24. [12] Zhang, K. and Pecht, M., Effectiveness of Conformal Coatings on a PBGA Subjected to Unbiased High Humidity High Temperature Tests, Microelectronics International, 17/3, p. 16-2, 2. [13] Workmanship Standard for Staking and Conformal Coating of Printed Wiring Boards and Electronic Assemblies, NASA Technical Standard, NASA-STD , August 6, 1999, (Oct. 11, 25) [14] Sprovieri, J., The thin polymer line, Assembly Magazine, Jan. 1, 23, Features Item/,6493,9854,.html, (Sep. 26, 25) [15] Motorola part #: DSYCHN-272PBGA. [16] Guidelines for Accelerated Reliability Testing of Surface Mount Attachments, IPC-SM-785, Institute of Interconnecting and Packaging Electronic Circuits, rthbrook, IL, v [17] Pareto Chart of the Effects, Minitab Help, Minitab Release 14, 25 [18] Lenth, R.V. "Quick and Easy Analysis of Unreplicated Factorials," Technometrics, 31, p , [19] Qi, H., Lee, M., Osterman, M., Lee, K., Oh, S., and Schmidt, T., Simulation Model Development for Solder Joint Reliability for High Performance FBGA Assemblies, 2th Semiconductor Thermal Measurement and Management Symposium, San Jose, California, March 9-11, 24. 1
11 Factor B A BC AB C AC ABC Pareto Chart of the Effects (response is Characteristic Life, Alpha =.5) Factor A B C Name Effect Value Lenth's PSE = Main Effects Plot (data means) for Characteristic Life 55 Mean of Characteristic Life NSMD SMD Figure 3. Pareto chart of effects and main effects plot for characteristic life under temperature cycling loading 11
12 Interaction Plot (data means) for Characteristic Life PCB Pad Type NSMD SMD Cube Plot (data means) for Characteristic Life NSMD 4682 SMD Figure 4. Interaction plot and cube plot for characteristic life under temperature cycling loading 12
13 Pareto Chart of the Effects (response is Number of Failure, Alpha =.5) Factor B BC AC ABC C Factor A B C Name AB A Lenth's PSE = Effect Value 4 Main Effects Plot (data means) for Number of Failure Mean of Characteristic Life NSMD SMD Figure 5. Pareto chart of effects and main effects plot for characteristic life under vibration loading 13
14 Interaction Plot (data means) for Number of Failure PCB Pad Type NSMD SMD Cube Plot (data means) for Number of Failure NSMD 4 SMD Figure 6. Interaction plot and cube plot for number of failures under vibration loading 14
15 Factor B ABC AC BC C AB A Pareto Chart of the Effects (response is Time to Failure (hours), Alpha =.5) 981 Factor A B C Name Effect Value Lenth's PSE = Main Effects Plot (data means) for Time to Failure (hours) Mean of Time to Failure (hours) NSMD SMD Figure 7. Pareto chart of effects and main effects plot for characteristic life under combined loading 15
16 Interaction Plot (data means) for Time to Failure (hours) PCB Pad Type NSMD SMD Cube Plot (data means) for Time to Failure (hours) NSMD 5 SMD Figure 8. Interaction plot and cube plot for number of failures under combined loading 16
EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS
As originally published in the SMTA Proceedings. EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS Fei Xie, Ph.D., Han Wu, Daniel F. Baldwin, Ph.D., Swapan Bhattacharya,
More informationENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY
ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY Steven Perng, Tae-Kyu Lee, and Cherif Guirguis Cisco Systems, Inc. San Jose, CA, USA sperng@cisco.com Edward S. Ibe Zymet, Inc. East Hanover,
More informationEXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY
As originally published in the SMTA Proceedings EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY Fei Xie, Ph.D. *, Daniel F. Baldwin, Ph.D. *, Han Wu *, Swapon Bhattacharya,
More informationDesign for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*
Page 1 of 9 Design for Plastic Ball Grid Array Solder Joint Reliability The Authors S.-W. R. Lee, J. H. Lau* S.-W. R. Lee, Department of Mechanical Engineering, The Hong Kong University of Science and
More informationFreescale Semiconductor Tape Ball Grid Array (TBGA) Overview
Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the
More informationSolder joint reliability of plastic ball grid array with solder bumped flip chip
ball grid array with solder bumped Shi-Wei Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo
More informationSolder joint reliability of cavity-down plastic ball grid array assemblies
cavity-down plastic ball grid array S.-W. Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo Alto,
More informationEffect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.
Page 1 of 9 Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* The Authors S.-W. Lee, J.H. Lau** S.-W. Lee, Center for Advanced Engineering
More informationSystem Level Effects on Solder Joint Reliability
System Level Effects on Solder Joint Reliability Maxim Serebreni 2004 2010 Outline Thermo-mechanical Fatigue of solder interconnects Shear and tensile effects on Solder Fatigue Effect of Glass Style on
More informationReliability of Lead-Free Solder Connections for Area-Array Packages
Presented at IPC SMEMA Council APEX SM 2001 For additional information, please email marketing@amkor.com Reliability of Lead-Free Solder Connections for Area-Array Packages Ahmer Syed Amkor Technology,
More informationEffectiveness of Conformal Coat to Prevent Corrosion of Nickel-palladium-goldfinished
As originally published in the IPC APEX EXPO Conference Proceedings. Effectiveness of Conformal Coat to Prevent Corrosion of Nickel-palladium-goldfinished Terminals Michael Osterman Center for Advanced
More informationRELIABILITY OF DOPED LEAD-FREE SOLDER JOINTS UNDER ISOTHERMAL AGING AND THERMAL CYCLING
As originally published in the SMTA Proceedings RELIABILITY OF DOPED LEAD-FREE SOLDER JOINTS UNDER ISOTHERMAL AGING AND THERMAL CYCLING Cong Zhao, Thomas Sanders, Chaobo Shen, Zhou Hai, John L. Evans,
More informationREWORKABLE EDGEBOND APPLIED WAFER-LEVEL CHIP-SCALE PACKAGE (WLCSP) THERMAL CYCLING PERFORMANCE ENHANCEMENT AT ELEVATED TEMPERATURE
REWORKABLE EDGEBOND APPLIED WAFER-LEVEL CHIP-SCALE PACKAGE (WLCSP) THERMAL CYCLING PERFORMANCE ENHANCEMENT AT ELEVATED TEMPERATURE Tae-Kyu Lee, Ph.D. Portland State University Portland, OR, USA taeklee@pdx.edu
More information2ND LEVEL INTERCONNECT RELIABILITY OF CERAMIC AREA ARRAY PACKAGES
2ND LEVEL INTERCONNECT RELIABILITY OF CERAMIC AREA ARRAY PACKAGES Shingo Sato, Noriyuki Shimizu*, Shin Matsuda, Shoji Uegaki and Sachio Ninomiya Kyocera Corporation Kyoto, Japan Biography Noriyuki Shimizu
More informationAutomotive Electronic Material Challenges. Anitha Sinkfield, Delphi
Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and
More informationTHE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH
THE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH Keith Rogers and Craig Hillman CALCE Electronic Products and Systems Center University of Maryland College
More informationDesigning With High-Density BGA Packages for Altera Devices. Introduction. Overview of BGA Packages
Designing With High-Density BGA Packages for Altera Devices December 2007, ver. 5.1 Application Note 114 Introduction As programmable logic devices (PLDs) increase in density and I/O pins, the demand for
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More informationHOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE
HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE AUTHORS: B. VANDEVELDE, L. DEGRENDELE, M. CAUWE, B. ALLAERT, R. LAUWAERT, G. WILLEMS
More informationELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations
ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations R. Wayne Johnson Alumni Professor 334-844 844-1880 johnson@eng.auburn. @eng.auburn.eduedu Outline System Design Issues
More informationELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations
ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations R. Wayne Johnson Alumni Professor 334-844-1880 johnson@eng.auburn. @eng.auburn.eduedu Outline System Design Issues Package
More informationSimulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages
Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages by Ming-Che Hsieh STATS ChipPAC Taiwan Co. Ltd. Copyright 2013. Reprinted from 2013 International Microsystems,
More informationSOLDER-JOINT RELIABILITY OF 0.8MM BGA PACKAGES FOR AUTOMOTIVE APPLICATIONS
As originally published in the SMTA Proceedings. SOLDER-JOINT RELIABILITY OF 0.8MM BGA PACKAGES FOR AUTOMOTIVE APPLICATIONS Burton Carpenter Freescale Semiconductor, Inc. Austin, TX, USA Burt.Carpenter@freescale.com
More informationLow-Silver BGA Assembly Phase II Reliability Assessment Fifth Report: Preliminary Thermal Cycling Results
Low-Silver BGA Assembly Phase II Reliability Assessment Fifth Report: Preliminary Thermal Cycling Results Gregory Henshall 1 Michael Fehrenbach 2 Hewlett-Packard Co. 1 Palo Alto, CA USA 2 Houston, TX USA
More informationSelection and Application of Board Level Underfill Materials
Selection and Application of Board Level Underfill Materials Developed by the Underfill Materials Design, Selection and Process Task Group (5-24f) of the Assembly and Joining Committee (5-20) of IPC Supersedes:
More informationCGA TRENDS AND CAPABILITIES
As originally published in the SMTA Proceedings. CGA TRENDS AND CAPABILITIES Marti McCurdy Silicon Turnkey Solutions Milpitas, CA, USA MMcCurdy@sts-usa.co Isabel de Sousa, Robert Martel and Alain Lessard
More informationCeramic Column Grid Array Design and Manufacturing Rules for Flight Hardware
GODDARD TECHNICAL STANDARD GSFC-STD-6001 Goddard Space Flight Center Approved: 02-22-2011 Greenbelt, MD 20771 Expiration Date: 02-22-2016 Superseding GSFC-STD-XXXXR Ceramic Column Grid Array Design and
More informationEFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew
EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS Mulugeta Abtew Typical PCB Assembly Process PCB Loading Solder Paste Application Solder Paste Inspection
More informationEPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS
As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic
More informationEffect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance
Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance 1 Tae-Kyu Lee, 2 Weidong Xie, 2 Steven Perng, 3 Edward Ibe, and
More informationTEMPERATURE CYCLING AND FATIGUE IN ELECTRONICS
TEMPERATURE CYCLING AND FATIGUE IN ELECTRONICS Gilad Sharon, Ph.D. DfR Solutions Beltsville, MD, USA gsharon@dfrsolutions.com Greg Caswell DfR Solutions Liberty Hill, TX, USA gcaswell@dfrsolutions.com
More informationENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS
ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS B. Rogers, M. Melgo, M. Almonte, S. Jayaraman, C. Scanlan, and T. Olson Deca Technologies, Inc 7855 S. River Parkway,
More informationWhite Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong
White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,
More informationAssembly Reliability of TSOP/DFN PoP Stack Package
As originally published in the IPC APEX EXPO Proceedings. Assembly Reliability of TSOP/DFN PoP Stack Package Reza Ghaffarian, Ph.D. Jet Propulsion Laboratory, California Institute of Technology Pasadena,
More informationMechanical Reliability A New Method to Forecast Drop Shock Performance
Mechanical Reliability A New Method to Forecast Drop Shock Performance Ronald Frosch Guenther Mayr, Manfred Riedler AT&S Shanghai, China Abstract In light of the recent technological trends within PCB
More informationGreen IC packaging: A threath to electronics reliability
Green IC packaging: A threath to electronics reliability Geert Willems Steven Thijs, Bart Vandevelde imec 13 juni 2012 Bits & Chips Hardware Conference Content 1. Plastic Molding Compounds 2. Towards Green,
More informationFlip Chip - Integrated In A Standard SMT Process
Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical
More informationDEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY
As originally published in the SMTA Proceedings. DEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY Pritha Choudhury, Ph.D., Morgana Ribas, Ph.D., Ranjit Pandher, Ph.D., Anil
More informationAccurate Predictions of Flip Chip BGA Warpage
Accurate Predictions of Flip Chip BGA Warpage Yuan Li Altera Corporation 11 Innovation Dr, M/S 422 San Jose, CA 95134 ysli@altera.com, (48)544-758 Abstract Organic flip chip BGA has been quickly adopted
More informationBasic PCB Level Assembly Process Methodology for 3D Package-on-Package
Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be
More informationJOINT INDUSTRY STANDARD
JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About
More informationCOMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS
As originally published in the SMTA Proceedings. COMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS Thomas Sanders, Sivasubramanian Thirugnanasambandam
More informationModeling Temperature Cycle Fatigue Life of Select SAC Solders
Modeling Temperature Cycle Fatigue Life of Select SAC Solders Michael Osterman Center for Advanced Life Cycle Engineering osterman@umd.edu Acknowledgement Special thanks the INEMI Pb-Free Alternative Solder
More informationBest Practice Guide for Thermocycling and Reliability Assessment of Solder Joints
Best Practice Guide for Thermocycling and Reliability Assessment of Solder Joints Miloš Dušek and Christopher Hunt July 2000 July 2000 Best Practice Guide for Thermocycling and Reliability Assessment of
More informationBoard Level Reliability of BGA Multichip Modules
Board Level Reliability of BGA Multichip Modules Robert Darveaux and Bhuvaneshwaran Vijayakumar Skyworks Solutions, Inc. Irvine, CA robert.darveaux@skyworksinc.com ABSTRACT The board level reliability
More informationIPC -7095C Design and Assembly Process Implementation For BGAs
IPC -7095C Design and Assembly Process Implementation For BGAs 1 Overview With the introduction of BGA components, things had to change: New design New assembly process New repair process New inspection
More informationinemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2
inemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2 Version: 4.1 Date: March 26, 2014 Project Leader: Bart Vandevelde
More informationPARYLENE ENGINEERING. For Longer Lasting Products
PARYLENE ENGINEERING For Longer Lasting Products PARYLENE ENGINEERING This presentation serves as a quick overview of the conformal coating material and processes currently used in the industry. The field
More informationThe Development of a Novel Stacked Package: Package in Package
The Development of a Novel Stacked Package: Package in Package Abstract Stacked die Chip Scale Packages (CSPs) or Fine-pitch BGAs (FBGAs) have been readily adopted and integrated in many handheld products,
More informationMaterial Selection and Parameter Optimization for Reliable TMV Pop Assembly
Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,
More informationMechanical Behavior of Flip Chip Packages under Thermal Loading
Mechanical Behavior of Flip Packages under Thermal Loading *Shoulung Chen 1,2, C.Z. Tsai 1,3, Nicholas Kao 1,4, Enboa Wu 1 1 Institute of Applied Mechanics, National Taiwan University 2 Electronics Research
More informationBOARD LEVEL RELIABILITY COMPARISON OF LEAD FREE ALLOYS
BOARD LEVEL RELIABILITY COMPARISON OF LEAD FREE ALLOYS Robert Darveaux, Corey Reichman, Sabira Enayet, Wen-Sung Hsu, and Win Thandar Swe Amkor Technology, Inc. Chandler, AZ, USA rdarv@amkor.com ABSTRACT
More informationConductive Filament Formation Failure in a Printed Circuit Board
Create: 5/17/99 Circuit World, Vol. 25 (3), pp. 6-8, 1999. Conductive Filament Formation Failure in a Printed Circuit Board Abstract Keith Rogers, Craig Hillman, and Michael Pecht CALCE Electronic Products
More informationBGA Package Underfilm for Autoplacement. Jan Danvir Tom Klosowiak
BGA Package Underfilm for Autoplacement Jan Danvir Tom Klosowiak NIST-ATP Acknowledgment Project Brief Microelectronics Manufacturing Infrastructure (October 1998) Wafer-Scale Applied Reworkable Fluxing
More informationVia Life vs. Temperature Stress Analysis of Interconnect Stress Test
Page 1 of 12 N P All BNP Media LINX Search H i 3 w Want to use this article? CLICK HERE for options!
More informationFlip Chip Joining on FR-4 Substrate Using ACFs
Flip Chip Joining on FR-4 Substrate Using ACFs Anne Seppälä, Seppo Pienimaa*, Eero Ristolainen Tampere University of Technology Electronics Laboratory P.O. Box 692 FIN-33101 Tampere Fax: +358 3 365 2620
More informationBasic Project Information. Background. Version: 2.0 Date: June 29, Project Leader: Bart Vandevelde (imec) inemi Staff: Grace O Malley
inemi Statement of Work (SOW) Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Project, Phase 2 (Experimental build and testing) Version: 2.0 Date: June 29, 2015 Project
More informationGrowth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored Lead-free Solder Balls
Materials Transactions, Vol. 5, No. 3 () pp. 75 to 75 Special Issue on Lead-Free Soldering in Electronics # The Japan Institute of Metals Growth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored
More informationInvestigation of Pad Cratering in Large Flip-Chip BGA using Acoustic Emission
Investigation of Pad Cratering in Large Flip-Chip BGA using Acoustic Emission Anurag Bansal, Cherif Guirguis and Kuo-Chuan Liu Cisco Systems, Inc., San Jose, CA anurbans@cisco.com Abstract Electronics
More informationFEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking
Hisada et al.: FEM Analysis on Warpage and Stress at the Micro Joint (1/6) [Technical Paper] FEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking Takashi Hisada*, Yasuharu Yamada*,
More informationChapter 14. Designing with FineLine BGA Packages
Chapter 14. Designing with FineLine BGA Packages S53009-1.3 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices
More informationTMS320C6x Manufacturing with the BGA Package
TMS320C6x Manufacturing with the BGA Package APPLICATION REPORT: SPRA429 David Bell Digital Signal Processing Solutions March 1998 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes
More information23 rd ASEMEP National Technical Symposium
THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationThermal Fatigue Result for Low and No-Ag Alloys - Pb-Free Alloy Characterization Speaker: William Chao, Cisco Chair: Elizabeth Benedetto, HP
Thermal Fatigue Result for Low and No-Ag Alloys - Pb-Free Alloy Characterization Speaker: William Chao, Cisco Chair: Elizabeth Benedetto, HP October 26, 2012 inemi Session, IMPACT Project Team Members
More informationElectrical Specifications
Features: Higher power ratings than standard thick film chips Absolute TCRs to ±100ppm/ C Impervious to Sulfur contamination, no silver present in terminations Absolute Tolerances to 1% Completely lead
More informationNewsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE
Test Services & Failure Analysis Laboratory April 2008 Newsletter INSIDE THIS ISSUE Features Solder Bump Electromigration Failure Solder Joint Failure Criteria External Inspection of PCBs Hollow Fibers
More informationWhite Paper. Discussion on Cracking/Separation in Filled Vias. By: Nathan Blattau, PhD
White Paper Discussion on Cracking/Separation in Filled Vias By: Nathan Blattau, PhD Introduction The Knadle PTH life curve" has been used for over 15 years to characterize new materials or PTH structures,
More informationElectrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer
Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,
More informationAvailable online at ScienceDirect. Procedia Engineering 79 (2014 )
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 79 (2014 ) 333 338 37th National Conference on Theoretical and Applied Mechanics (37th NCTAM 2013) & The 1st International Conference
More informationModeling Printed Circuit Boards with Sherlock 3.2
Modeling Printed Circuit Boards with Sherlock 3.2 DfR Solutions September 23, 2014 Presented by: Dr. Nathan Blattau Senior Vice President 9000 Virginia Manor Rd Ste 290, Beltsville MD 20705 301-474-0607
More informationReliability Assessment of Immersion Silver Finished Circuit Board Assemblies Using Clay Tests
Reliability Assessment of Immersion Silver Finished Circuit Board Assemblies Using Clay Tests Yilin Zhou Research Lab of Electric Contacts, Automation School Beijing University of Posts and Telecommunications
More informationDevelopment of gold to gold interconnection flip chip bonding for chip on suspension assemblies
Microelectronics Reliability 42 (2002) 381 389 www.elsevier.com/locate/microrel Development of gold to gold interconnection flip chip bonding for chip on suspension assemblies C.F. Luk a,1, Y.C. Chan b,
More informationTHE EFFECTS OF INTERNAL STRESSRS IN BGA Ni LAYER ON THE STRENGTH OF Sn/Ag/Cu SOLDER JOINT
THE EFFECTS OF INTERNAL STRESSRS IN BGA Ni LAYER ON THE STRENGTH OF Sn/Ag/Cu SOLDER JOINT C.H. Chien 1, * C.J. Tseng 1,2 T.P. Chen 1,3 1 Department of Mechanical and Electro-Mechanical Engineering, National
More informationHigh Reliable Non-Conductive Adhesives for Flip Chip CSP Applications
High Reliable Non-Conductive Adhesives for Flip Chip CSP Applications Myung-Jin Yim, Jin-Sang Hwang ACA/F Div., Telephus Co. 25-11, Jang-dong, Yusong-gu,, Taejon 35-71, Korea Tel.: +82-42-866-1461, Fax:
More informationWire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017
Amkor Technology, Inc. White Paper Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Abstract Expanding its ChipArray Ball Grid Array (CABGA) package form factor miniaturization
More informationThermal and mechanical reliability tests of plastic core solder balls
Thermal and mechanical reliability tests of plastic core solder balls Author: Maaike M. V. Taklo Company: SINTEF Email: mvi@sintef.no WS on 3D SiP, ESREF 2012 Cagliari, Italy, October 1st, 2012 Page 1
More informationROOM TEMPERATURE FAST FLOW REWORKABLE UNDERFILL FOR LGA
As originally published in the SMTA Proceedings ROOM TEMPERATURE FAST FLOW REWORKABLE UNDERFILL FOR LGA Mary Liu, Ph.D., and Wusheng Yin, Ph.D. YINCAE Advanced Materials, LLC Albany, NY, USA wyin@yincae.com
More informationSOLDER JOINT RELIABILITY TEST SUMMARY
Project Number: SJR Tracking Code: TC0623-SEAF-SJR-1059 Requested by: Jeremy Wooldridge Date: 05/20/2008 Product Rev: D (SEAF), C (SEAM) Part #: SEAF-50-5.0-S-10-2-A/ SEAM-50-2.0-S-10-2-A SEAF-50-6.5-S-10-1-A/
More informationThermomechanical Response of Anisotropically Conductive Film
Thermomechanical Response of Anisotropically Conductive Film Yung Neng Cheng, Shyong Lee and Fuang Yuan Huang Department of Mechanical Engineering National Central University, Chung-li, Taiwan shyong@cc.ncu.edu.tw
More informationDevelopment and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)
Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA) Seung Wook Yoon, Yaojian Lin and Pandi C. Marimuthu STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 E-mail
More informationBOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES
BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES Ahmer Syed and WonJoon Kang Amkor Technology, Inc. 1900 S. Price Road Chandler, Arizona ABSTRACT There is a strong interest in
More informationEffects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Alloys
Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Kazuki Tateyama, Hiroshi Ubukata*, Yoji Yamaoka*, Kuniaki Takahashi*, Hiroshi Yamada** and Masayuki Saito
More informationCSP/BGA BOARD LEVEL RELIABILITY. Abstract
CSP/BGA BOARD LEVEL RELIABILITY, Reza Ghaffarian, Ph.D. Jet Propulsicm Laboratory California Institute of Technology Pasadena, California (81 8) 354-2059 Abstract Different aspects of advanced surface
More informationFairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages
Introduction AN-5026 Demanding space and weight requirements of personal computing and portable electronic equipment has led to many innovations in IC packaging. Combining the right interface and logic
More informationField Condition Reliability Assessment for SnPb and SnAgCu Solder Joints in Power Cycling Including Mini Cycles
Field Condition Reliability Assessment for SnPb and SnAgCu Solder Joints in Power Cycling Including Mini Cycles Min Pei 1, Xuejun Fan 2 and Pardeep K. Bhatti 2 1 Georgia Tech, 801 Ferst Dr. NW, Atlanta,
More informationQualification of Thin Form Factor PWBs for Handset Assembly
Qualification of Thin Form Factor PWBs for Handset Assembly Mumtaz Y. Bora Kyocera Wireless Corporation San Diego, Ca. 92121 mbora@kyocera-wreless.com Abstract: The handheld wireless product market place
More informationAustralian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test
AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai
More informationSherlock 4.0 and Printed Circuit Boards
Sherlock 4.0 and Printed Circuit Boards DfR Solutions January 22, 2015 Presented by: Dr. Nathan Blattau Senior Vice President 9000 Virginia Manor Rd Ste 290, Beltsville MD 20705 301-474-0607 www.dfrsolutions.com
More informationIMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION
IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS
More informationLead-Free Solder Bump Technologies for Flip-Chip Packaging Applications
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong
More informationSolder Joint Reliability Summary Report PART DESCRIPTION. DPAM H-8-1 mated with DPAF H CERTIFICATION
Project Number: SJR Tracking Code: TC054-SJR-0604 Requested by: Jeremy Wooldridge Date: 1/21/2005 Product Rev: 4 Lot #: 12/24/04 Tech: Troy Cook Eng: Dave Scopelliti Qty to test: 64 Test Start: 03/15/2005
More informationThermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications
Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,
More informationAssembly of planar array components using anisotropic conducting adhesives: a benchmark study. Part I - experiment
Loughborough University Institutional Repository Assembly of planar array components using anisotropic conducting adhesives: a benchmark study. Part I - experiment This item was submitted to Loughborough
More informationAN1235 Application note
Application note IPAD, 500 µm Flip Chip: package description and recommendations for use Introduction This document provides package and usage recommendation information for 500 µm pitch Flip Chips. For
More informationReliability of RoHS-Compliant 2D and 3D 1С Interconnects
Reliability of RoHS-Compliant 2D and 3D 1С Interconnects John H. Lau, Ph.D. New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney Toronto Foreword
More informationA Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate
A Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate Minehiro Itagaki, Nobuhiro Hase, Satoru Yuhaku, Yoshihiro Bessho and
More informationEffects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages
Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Bhavesh Varia 1, Xuejun Fan 1, 2, Qiang Han 2 1 Department of Mechanical Engineering Lamar
More information