Xilinx CN Package Qualification Updates for MRQW 2015 Kangsen Huey Space Product Marketing Manager January, 2014
|
|
- Sharleen Norton
- 6 years ago
- Views:
Transcription
1 Xilinx CN Package Qualification Updates for MRQW 2015 Kangsen Huey Space Product Marketing Manager January, 2014
2 CF (IBM) vs CN (Kyocera) Packages Page 2
3 Comparison between IBM (CF) and Kyocera (CN) Packages Original IBM CF Package New Kyocera CN Package Silicon and Substrate Remain the Same All design tools and timing files remain the same Package pin assignment and Design place & route are preserved BME capacitors used remain the same parts (Tin-Lead Terminals) Assembled at IBM at Bromont Canada CGA with IBM 90/10 solder columns High Lead Flip Chip Solder Bump High Lead Solder for Capacitor Attach SiC Lid (Electrically Non-Conductive) Assembly Related Changes Assembled at Kyocera at San Diego CGA with 6-Sigma 80/20 solder columns Eutectic Flip Chip Solder Bump Eutectic Solder for Capacitor Attach Al-SiC Lid (Electrically Conductive) TIM and Underfill Material (IBM Specific) PCB Land Pad diameter = 07 mm TIM and Underfill Material (Kyocera) PCB Land Pad diameter = 08 mm Page 3
4 CN Package Qualification Summary Virtex-5QV is the CN qualification vehicle V5QV has the largest die, the largest package, the most solder bumps, and the highest pin counts among all Virtex-4QV and Virtex-5QV packages 3 assembly lots built from 3 wafer lots are required for qualification Virtex-4QV families of devices are automatically qualified by Virtex-5QV qualification results Qualification tests include: QML Group A, B, C, D, E Destructive Physical Analysis (DPA) Temperature Cycles (TC) Biased-HAST High Temperature Storage (HTS) Qualification has completed in January, 2015 Qualification Report to publish around the end of January Qualification data will be submitted for MIL-PRF class Y certification Target for QML-Y for Virtex-5QV in 2016 Page 4
5 Virtex-5QV CN Package Qualification Status Lots Quantity Status Note Assembly 3 all parts Completed at Kyocera Group A 3 all parts Completed Group B 3 3 / lot Completed Group C 3 47 / lot Completed 1,000hrs@125 o C Group D 3 45 / lot Completed Group E 3 22 / lot Completed DPA 3 5 / lot Completed Temp Cycle 3 15 / lot Completed Biased-HAST 3 15 / lot Completed HTS 3 15 / lot Completed 501 parts consumed to conduct CN package qualification tests Page 5
6 Assembly Builds Pre-Qualification at Kyocera conducted Multiple engineering built for process optimizations XQDaisy-CN1752 build completed as process validation Material Characterization Moisture Sensitivity Level (MSL) = 1 Out-Gassing per ASTM E-595 meets TML < 10% and CVCM < 01% requirement Standard Assembly process utilized for Qualification Builds 3 assembly lots built from 3 wafer lots with a total of 600+ parts assembled All required assembly monitoring tests (internal/external visuals, die pull, CSAM, Lid shear) conducted Time separation required between assembled lots to account for material and process variations Lot #1 assembly lot built in April 2014, lot size > 200 Lot #2 assembly lot built in June 2014, lot size > 200 Lot #3 assembly lot built in July 2014, lot size > 200 Page 6
7 CN Qualification Test Status Update Group A Electrical Tests Completed 100% electrical test with full functional vector sets at 3-Temperatures on 100% production units for all lots Lot #1, Lot #2, and Lot #3 have all completed Group A tests All qualification units are ready for reliability tests Parts designated for customer shipments, have completed electrical screening tests All shippable parts stay as LGA in inventory Columns will be added when backlogs are booked Group B Completed Physical Dimensions, Internal Visual, Die Pull tests Other assembly inline tests also serves as Group B requirements Lot #1, Lot #2, and Lot #3 have all completed Group B tests Page 7
8 CN Qualification Test Status Update Group C Life Tests Completed 47 units per lot, 1,000 hours at Ta = 125 o C Lot #1, Lot #2, and Lot #3 have all passed Group C tests Group D Tests Completed Includes Group D1, D3, D4, and D5 tests (15 units per each subgroup) Lot #1, Lot #2, and Lot #3 have all passed Group D tests Group E Tests Completed 22 units per wafer lot tested for 1 Mrad(Si) total dose Lot #1, Lot #2, and Lot #3 have all passed Group E tests Page 8
9 CN Qualification Test Status Update Destructive Physical Analysis (DPA) Completed 5 units per lot MIL-STD-1580 DPA requirement Lot #1, Lot #2, and Lot #3 have all passed DPAs Biased-HAST (Highly Accelerated Stress Test) Completed 15 units per lot 130 o C, 85% Humidity, 2 atm, 35 V, for 96 hours Level 1 precondition (soak + 3x reflow) performed prior to HAST Lot #1, Lot #2, and Lot #3 have all passed the 96 hours test Continue to run HAST to 192, and 500 hours for data collection All 3 lots have passed 192 hours point, will reach 500 hours in March Page 9
10 CN Qualification Test Status Update HTS (High Temperature Storage) Completed 15 units per lot 150 o C, for 1,000 hours after 3x reflow Lot #1, Lot #2, and Lot #3 have all passed the 1,000 hours test Continue to run HTS to 2000 hours for data collection Lot #1 completed 2,000 hours Lot #2 & #3 will reach 2,000 hours in April Temperature Cycle Test (T/C) Completed 15 units per lot TM1010, Condition C (-65 o C to +150 o C), 500 cycles required Level 1 precondition (soak + 3x reflow) performed prior to T/C Lot #1, Lot #2, and Lot #3 have all passed 500 cycles Continue to run T/C to 2,000 cycles for data collection Lot #1 done 2,000 cycles Lot#2 & #3 will reach 2,000 cycles in March Page 10
11 Post-T/C Inspections CSAM & Cross-Section conducted after 500 & 1000 Temp Cycle tests CSAM top scan Showed no delamination No voids in underfill Cross-Section examinations Detailed examinations done on multiple bumps at corners and center of the packages No cracks on solder bumps, underfill, die, and substrate observed No flux residue observed Page 11
12 Board Level Reliability (BLR) Tests 6-Sigma Solder Column Attach Utilize 6-Sigma QML-V production process for V-grade devices BLR parts now in column attachment process (40+ to be used for BLR) Two type of Parts (no-cga-rework and with-multiple-rework) to address effects for column reworks BLR test shall complete in mid-2015 This is a reliability demonstration test, and does not gate CN qualification Xilinx has used 6-Sigma columns for ~10 years with Virtex-II family 6-Sigma has done V4QV and V5QV column replacements for many customers Many Xilinx customers have already qualified V5QV with 6-Sigma columns FR-4 PCB pad diameter will be 08mm 08mm pad diameter is per 6-Sigma specification (IBM spec is 07 mm) Page 12
13 Xilinx Space-Grade Roadmap V4 Release V5 Design, Qual, & Release ADQ Flow 10k Hr Lifetest Class Y (JC13/G12) 10k Hr Lifetest V5 Radiation Characterization (XRTC & NASA/GSFC) V5QV class Y Certification QML V5QV QML Product Offering CN Pkg Qualification Next Gen RT FPGAs Page 13
14 Why RT for Next Gen Space Parts Flip-Flops Distributed RAM FPGA Overhead Block RAM Configuration RAM # 12T SRAM Cell needed for 100% Configuration RAMs Implemented at 65nm for V5QV (25% silicon growth) RH-BD requires the same spacing Z for all smaller nodes (28nm, 20nm, 16nm) New generation products are much larger than V5QV and need more Configuration RAM, implementing 12T-Cell no longer effective in silicon architecture Rad-Tolerant (RT) approach is more suitable for next generation Space FPGA Xilinx is evaluating 20nm and 16nm technologies Will offer a single technology node for next generation Space parts Z Page 14
15 Missions with Virtex-5QV Orion 2014 / 2018 Launch Iridium Next (66+6+9) (2015 Launch) Formosat-5 (2015 Launch) OSIRIS-REx (2016 Launch) LCRD (2017 Launch) DLR H2 Comm Sat (2017 Launch) Page 15 NovaSAR Glonass-K Grace Follow-On 2017 Launch
16 Summary Reprogrammable FPGAs enable platform designs, hardware/ip re-use, hardware consolidation The best solution for faster development time with lower costs Reduces project risk and maintains schedule Rich resource of Logic Cells, DSPs, and Connectivity hard IPs suitable for High bandwidth data processing High throughput IO connectivity Reduction of BOM In-Orbit Updates/Optimizations/Repairs V5QV is the most optimized RH-BD FPGA for Space Payload Applications Elevates Users from Programmable Logic Designs to Programmable System Integrations Page 16
17 Thanks
Quality and Reliability Report
Quality and Reliability Report Product Qualification MASW-007921 2mm 8-Lead Plastic Package QTR-0148 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax: (978)
More informationQuality and Reliability Report
Quality and Reliability Report Product Qualification MAAM-008819 2mm 8-Lead PDFN Plastic Package QTR-0147 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax:
More informationMixed Pitch BGA (mpbga) Packaging Development for High Bandwidth-High Speed Networking Devices
Mixed Pitch BGA (mpbga) Packaging Development for High Bandwidth-High Speed Networking Devices by John Savic*, Mohan Nagar*, Weidong Xie*, Mudasir Ahmad*, David Senk*, Anurag Bansal* *Cisco Systems Nokibul
More informationWorkShop Audace. INSA ROUEN 8 juin 2012
WorkShop Audace INSA ROUEN 8 juin 2012 Global Standards for the Microelectronics Industry JEDEC standards for product level qualification Christian Gautier Content JEDEC overview Environmental reliability
More informationCu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip
EPRC 12 Project Proposal Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip 15 th Aug 2012 Page 1 Introduction: Motivation / Challenge Silicon device with ultra low k
More informationCeramic Column Grid Array Design and Manufacturing Rules for Flight Hardware
GODDARD TECHNICAL STANDARD GSFC-STD-6001 Goddard Space Flight Center Approved: 02-22-2011 Greenbelt, MD 20771 Expiration Date: 02-22-2016 Superseding GSFC-STD-XXXXR Ceramic Column Grid Array Design and
More informationAvatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications
Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Ed Elce, Chris Apanius, Jeff Krotine, Jim Sperk, Andrew Bell, Rob Shick* Sue Bidstrup-Allen, Paul Kohl Takashi Hirano,
More information28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad)
28nm Mobile SoC Copper Pillar Probing Study Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad) Overview Introduction to IMC Copper Pillar Implementation at IMC Low force
More informationUltralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges
More informationNo-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability
No-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability Eric Bastow Indium Corporation Utica, NY No-clean soldering processes dominate the commercial electronics manufacturing
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More informationPROCESS CHANGE NOTIFICATION PCN1801
Revision 1.0.0 PCN Issue Date: 01/26/2018 PROCESS CHANGE NOTIFICATION PCN1801 Capillary for Thermal Composite Flip Chip Ball Grid Array (BGA) Packages on Selected Arria II GX and Arria V Devices Change
More informationA NOVEL HIGH THERMAL CONDUCTIVE UNDERFILL FOR FLIP CHIP APPLICATION
A NOVEL HIGH THERMAL CONDUCTIVE UNDERFILL FOR FLIP CHIP APPLICATION YINCAE Advanced Materials, LLC WHITE PAPER November 2013 2014 YINCAE Advanced Materials, LLC - All Rights Reserved. YINCAE and the YINCAE
More informationGaAs MMIC Space Qualification
GaAs MMIC Space Qualification GaAs MMIC Testing TriQuint Semiconductor has advanced Lot Acceptance Testing (LAT) for High Reliability Applications of GaAs MMICs. A flowchart depicting the entire MMIC processing
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationComponent Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version
Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Appendices 1. User Commitment Form 2. Supplier Compliance Form Table of contents 1. Background 2.
More informationSpace, Avionics & Defense
Space, Avionics & Defense Capacitors makes it possible. Electronic Components Tantalum Defense and Aerospace Parts QPL (Qualified Product Listing) Style MIL-PRF/DLA/ Specification Series Thermal Shock
More information"ewlb Technology: Advanced Semiconductor Packaging Solutions"
"ewlb Technology: Advanced Semiconductor Packaging Solutions" by Sharma Gaurav@, S.W. Yoon, Yap Yok Mian, Shanmugam Karthik, Yaojian Lin, Pandi C. Marimuthu and Yeong J. Lee* STATS ChipPAC Ltd. 5 Yishun
More informationPROCESS CHANGE NOTIFICATION PCN1714
Revision 1.1.0 PCN Issue Date: 09/29/2017 PROCESS CHANGE NOTIFICATION PCN1714 Substrate Change for Selected Ball Grid Array Wire Bond Package Types This is not a new PCN issuance. PCN1714 Rev 1.1.0 includes
More informationREVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE.
REVISION RECORD REV DESCRIPTION DATE 0 INITIAL RELEASE 06/18/08 REVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE. CAUTION: ELECTROSTATIC DISCHARGE SENSITIVE PART REVISION PAGE NO. 1 2 3 4 5 6 7 8
More informationAnti-collapse Reflow Encapsulant Technology for FCOF. IMAPS Flip-Chip 2003, Austin TX
Anti-collapse Reflow Encapsulant Technology for FCOF IMAPS Flip-Chip 2003, Austin TX Overview Background Problem Statement Development Process Timeline Anti-collapse approaches Test Methodology Results
More informationJEDEC SOLID STATE TECHNOLOGY ASSOCIATION
JEDEC STANDARD Stress-Test-Driven Qualification of Integrated Circuits JESD47G (Revision of JESD47F, December 2007) MARCH 2009 JEDEC SOLID STATE TECHNOLOGY ASSOCIATION NOTICE JEDEC standards and publications
More informationATC ATC. Commercial Off-the-Shelf (COTS) Commercial Off The Shelf. High Reliability Certification Program. Applications:
ATC High Reliability Program Commercial Off The Shelf ATC Commercial Off-the-Shelf (COTS) High Reliability Program HA HB HC HD A Cost Effective approach to qualifying standard products for enhanced reliability
More informationINTERFLUX ELECTRONICS NV
Reflow soldering temperature profiling Min : 30sec Max : 120sec Max : +4 C/sec Max : 250 C Min : 230 C Min: +0,5 C/sec Min : +1 C/sec Max : +3 C/sec Max : +1 C/sec Max : -6 C/sec Min : -2 C/sec Min : +1
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationSelection and Application of Board Level Underfill Materials
Selection and Application of Board Level Underfill Materials Developed by the Underfill Materials Design, Selection and Process Task Group (5-24f) of the Assembly and Joining Committee (5-20) of IPC Supersedes:
More informationPackaging Substrate Workshop Wrap Up. Bob Pfahl, inemi
Packaging Substrate Workshop Wrap Up Bob Pfahl, inemi Warpage Facilitator: Jie Xue, Cisco Presenter: ML Loke, Intel Breakout Session (ends 10:30 am) Introduction & your expectation Issues & Root cause
More information3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan
3D Package Technologies Review with Gap Analysis for Mobile Application Requirements Apr 22, 2014 STATS ChipPAC Japan T.Nishio Contents Package trends and roadmap update Advanced technology update Fine
More informationMaterial Selection and Parameter Optimization for Reliable TMV Pop Assembly
Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,
More informationGENERAL PRODUCT SPECIFICATION CONTROL DRAWING
GENERAL PRODUCT SPECIFICATION CONTROL DRAWING Revision - A B C D DCO 328 Initial release Revise per DCO 328 Correct typos on para. 4.6.3 and Table l Add paragraphs 4.2.4 and 4.2.12 Corrections to Table
More informationREVISION RECORD AND DESCRIPTION CONTINUED ON NEXT PAGE.
REVISION RECORD REV DESCRIPTION DATE 0 INITIAL RELEASE 06/12/96 A BURN-IN CIRCUIT CHANGED TO MATCH THE JAN BURN-IN CIRCUIT. 1/23/97 B PAGE 2, PARAGRAPH 3.3.b: ADDED (SEE PARAGRAPH 3.2). 10/17/98 PAGE 3,
More informationManufacturing and Reliability Modelling
Manufacturing and Reliability Modelling Silicon Chip C Bailey University of Greenwich London, England Printed Circuit Board Airflow Temperature Stress at end of Reflow Stress Product Performance in-service
More informationEPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS
As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationUnderfill Selection for Large Body (50x50mm) Lidded Flip Chip BGA Package with ELK 40nm Pb-free Bumps
Underfill Selection for Large Body (50x50mm) Lidded Flip Chip BGA Package with ELK 40nm Pb-free Bumps by Peng SUN, Vivian ZHANG, Rocky XU, Tonglong ZHANG STATS ChipPAC (Shanghai) Co., Ltd. 188, Huaxu Road,
More informationParameter Symbol Value Unit. Operating Temperature Top -40 To +100 C. Storage Temperature Tstg -40 To +120 C. Parameter Symbol Value Unit
PRELIMINARY SPEC Part Number: KT-3228ZG10ZS-RV Green ATTENTION OBSERVE PRECAUTIONS FOR HANDLING ELECTROSTATIC DISCHARGE SENSITIVE DEVICES Absolute Maximum Ratings at TA = 25 C Parameter Symbol Value Unit
More informationMIL-PRF SUMMARY OF CHANGES FOR REVISION K November 15, 2017
The following table summarizes the changes made to MIL-PRF-38534 Revision J resulting in MIL-PRF-38534 Revision K. REF No. 1 3 4 5 Paragraph Change Source Reason Page No. Cover page Add cover page to document.
More informationThermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications
Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,
More informationTable of Contents Radiation Testing
RADIATION OWNER S MANUAL Table of Contents Radiation Testing Page Test Philosophy 31 National s Radiation Effects Laboratories 31 All About National s South Portland, Maine, REL 31 Certification Maine
More informationWF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering
WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy
More informationBasic PCB Level Assembly Process Methodology for 3D Package-on-Package
Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be
More informationAnalog, MEMS and Sensor Group (AMS)
05-13-2015 Report ID 2015-W20AMKOR-TRANSFER PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMS/15/9324 Analog, MEMS and Sensor Group (AMS) Production transfer from Amkor Korea to Amkor Philippines for component
More informationWafer Level Chip Scale Package (WLCSP)
Freescale Semiconductor, Inc. Application Note Document Number: AN3846 Rev. 4.0, 8/2015 Wafer Level Chip Scale Package (WLCSP) 1 Introduction This application note provides guidelines for the handling
More informationGamma-ray Large Area Space Telescope (GLAST) Large Area Telescope (LAT) Parts Program Control Plan
Document # Date Effective LAT-MD-00099-1 18 March 2001 Prepared by(s) Supersedes Nick Virmani None GLAST LAT SYSTEM SPECIFICATION Document Title LAT Parts Program Control Plan Subsystem/Office LAT System
More informationCree XLamp ML-B LEDs. Table of Contents. CLD-DS39 Rev 7I. Product family data sheet
Product family data sheet CLD-DS39 Rev 7I Cree XLamp ML-B LEDs Product Description The Cree XLamp ML-B LED brings lighting-class reliability and performance to 1/4-watt LEDs. The XLamp ML-B LED expands
More informationAdvancements In Packaging Technology Driven By Global Market Return. M. G. Todd
Advancements In Packaging Technology Driven By Global Market Return M. G. Todd Electronic Materials, Henkel Corporation, Irvine, California 92618, USA Recently, the focus of attention in the IC packaging
More informationGraser User Conference Only
2.5D/3D Design Solution Eric Chen & Scott Liu 31/Oct/2014 Roadmap data is provided for informational purposes only and does not represent a commitment to deliver any of the features or functionality discussed
More informationRoHS Compliance Document
D2-Pak RoHS Compliance Document Contents: 1. 2. Solder Reflow 3. Tin Whisker Report D2-pak (3 or 5 Lead) BOM 1 90598-46-2 0.05808 11% 3.8% Lead Frame Copper 0.94840 Die Attach Soft Solder 0.01200 Cu 7440-50-8
More informationLead-Free Solder Bump Technologies for Flip-Chip Packaging Applications
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong
More informationCopyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply
Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics
More informationExperience in Applying Finite Element Analysis for Advanced Probe Card Design and Study. Krzysztof Dabrowiecki Jörg Behr
Experience in Applying Finite Element Analysis for Advanced Probe Card Design and Study Krzysztof Dabrowiecki Jörg Behr Overview A little bit of history in applying finite element analysis for probe card
More informationNewsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE
Test Services & Failure Analysis Laboratory April 2008 Newsletter INSIDE THIS ISSUE Features Solder Bump Electromigration Failure Solder Joint Failure Criteria External Inspection of PCBs Hollow Fibers
More informationReview of US Air Force Parts, Materials and Processes (PMP) Requirements
Review of US Air Force Parts, Materials and Processes (PMP) Requirements Page 1 Larry Harzstark Dr. Steven Robertson The Aerospace Corporation (310) 336-5883 10-16-09 Topics of Discussion Introduction
More informationThermal Management of Die Stacking Architecture That Includes Memory and Logic Processor
Thermal Management of Die Stacking Architecture That Includes Memory and Logic Processor Bhavani P. Dewan-Sandur, Abhijit Kaisare and Dereje Agonafer The University of Texas at Arlington, Box 19018, TX
More informationWhite Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong
White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,
More informationMilitary Specifications Current and Future Trends Larry Harzstark Distinguished Engineer The Aerospace Corporation 1 November 2012
Military Specifications Current and Future Trends Larry Harzstark Distinguished Engineer The Aerospace Corporation 1 November 2012 The Aerospace Corporation 2009 Page 1 Purpose The Aerospace Corporation
More informationHot Chips: Stacking Tutorial
Hot Chips: Stacking Tutorial Choon Lee Technology HQ, Amkor Enabling a Microelectronic World Mobile Phone Technology Change Feature Phone Smartphone Smartphones as a Percentage of All Phones Source : The
More informationPanel Discussion: Advanced Packaging
Dr. Steve Bezuk Senior Director IC Packaging Engineering Qualcomm Technologies, Inc. Panel Discussion: Advanced Packaging PAGE 1 Technical Challenges of Packaging (Mobile Focus) Materials Die materials
More informationDescription. Applications
3.5x2.8mm SURFACE MOUNT LED LAMP Features Package Dimensions ATTENTION OBSERVE PRECAUTIONS FOR HANDLING ELECTROSTATIC DISCHARGE SENSITIVE DEVICES Industry standard PLCC-4 package. High reliability LED
More informationCypress Semiconductor Package Qualification Report
Cypress Semiconductor Package Qualification Report QTP# 041007 VERSION 1.0 September 2004 28Ld SNC, 32Ld SOIC, 28/32/36/44Ld SOJ Packages 11 mils Wafer Thickness and Saw Step Cut MSL 3, 220C Reflow Cypress
More informationDATA SHEET Metal Element Current Sensing Chip Resistor CLS Series
DATA SHEET Metal Element Current Sensing Chip Resistor 0.5% TO 5%, TCR ±25 TO ±450 SIZE: 1206/2010/2512/2725/2728/4527/4527S RoHs Compliant 14 October, 2016 V.4 DS-ENG-007 23 Page: 2 of 1. SCOPE 1.1 This
More informationMachXO2 Product Family Qualification Summary
MachXO2 Product Family Qualification Summary Lattice Document # 25 106923 February 2017 1 Dear Customer, Enclosed is Lattice Semiconductor s MachXO2 Product Family Qualification Report. This report was
More information14. Designing with FineLine BGA Packages
14. Designing with FineLine BGA Packages S51014-1.0 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices (PLDs)
More informationDiscrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06
Discrete Capacitor & Resistor Issues Anthony Primavera Boston Scientific CRM 11/13/06 Goal: Drive the Industry towards common test methods and best practices in manufacturing to reduce and or eliminate
More informationFactory EST 1988 / PPI NY 2005 ISO Certified employees. S level reliability. Mil C Mil C 123
Factory EST 1988 / PPI NY 2005 ISO 9001 14001 Certified +207 employees S level reliability Mil C 55681 Mil C 123 Factory Recent audit by a top German manufacturer resulted in a 93% score, best in the High
More informationReliability Qualification Report
Reliability SUF-1000 SUF-2000 SUF-3000 SUF-4000 SUF-5000 The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or omissions.
More informationPackage Qualification Report Reliability By Design
Package Qualification Report Reliability By Design Qualification Description: The information contained herein represents proof of Reliability and Performance of the Package Series listed below in accordance
More information8. Description, Architecture, and Features
8. Description, Architecture, and Features H51007-2.3 Introduction HardCopy APEX TM devices extend the flexibility of high-density FPGAs to a cost-effective, high-volume production solution. The migration
More informationSMD Technical Data Sheet High Power Green LED LH5070GCZ1.LW01
SMD Technical Data Sheet High Power Green LED LH5070GCZ1.LW01 Features High power green LED ( 7.0 x 5.0 x 1.3 mm ) Lead frame package with individual 6 pins 1 chip inside 1 zener inside Wide view angle
More informationSURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS
Application Note AN-40-014 SURFACE MOUNT ASSEMBLY OF MINI-CIRCUITS COMPONENTS DATE ISSUED: January 4, 2012 AN-40-014 Rev.: A M150261 (04/14/15) File: AN40014.doc Page 1 of 10 1.0 Introduction Mini-Circuits
More informationNondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab
Nondestructive Internal Inspection The World s Leading Acoustic Micro Imaging Lab Unmatched Capabilities and Extensive Expertise At Your Service SonoLab, a division of Sonoscan, is the world s largest
More informationPRODUCT INFORMATION LETTER
PRODUCT INFORMATION LETTER PIL CRP/14/8399 Dated 20 Mar 2014 Lead frame 2nde source qualification 1/4 PIL CRP/14/8399 - Dated 20 Mar 2014 Sales Type/product family label Type of change Reason for change
More informationIMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION
IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS
More informationBOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES
BOARD LEVEL ASSEMBLY AND RELIABILITY CONSIDERATIONS FOR QFN TYPE PACKAGES Ahmer Syed and WonJoon Kang Amkor Technology, Inc. 1900 S. Price Road Chandler, Arizona ABSTRACT There is a strong interest in
More informationPlasma for Underfill Process in Flip Chip Packaging
Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015
More informationENGINEERING PRACTICE STUDY. TITLE: Re-write Radiation Hardness Assurance (RHA) requirements to Appendix C of MIL-PRF
ENGINEERING PRACTICE STUDY TITLE: Re-write Radiation Hardness Assurance (RHA) requirements to Appendix C of MIL-PRF-38535. May 02, 2017 EP Study Project Number: 5962-2016-006 FINAL REPORT Study Conducted
More information3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack
1 3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack Advantest Corporation 2 The final yield Any Multi-die Product Must Consider the Accumulated Yield Assume Test Can Provide 99% Die
More informationCal-Chip Electronics, Incorporated Thick Film Chip Resistors - RM Series
Thick Film Chip Resistors - RM Series Fixed Chip Resistors manufactured for more compact electronic components and automatic mounting system. These Chip Resistors have electrical stability and mechanical
More information3 Thermally Conductive Tapes
3 Thermally Conductive Tapes Technical Data July, 21 Product Description 3M Thermally Conductive Tapes 885, 881, and 8815 are designed to provide a preferential heat-transfer path between heat-generating
More information5W White SPHWHTA3N500
Product Family Data Sheet Rev. 00 2016.11.01 111 High Power LED Ceramic Series 5W White SPHWHTA3N500 Features & Benefits Package : Silicone covered ceramic substrate Dimension : 3.5 mm x 3.5 mm Technology
More informationQualification Report CASCADEABLE FIFOS. November 1995, QTP# Version 1.2 DEVICE DESCRIPTION MARKETING PART NUMBER. 1K x 9 Cascadeable FIFO
Qualification Report November 1995, QTP# 94468 Version 1.2 CASCADEABLE FIFOS MARKETING PART NUMBER CY7C419 CY7C420/CY7C421 CY7C424/CY7C425 DEVICE DESCRIPTION 256 x 9 Cascadeable FIFO 512 x 9 Cascadeable
More information00136 A DOC B. Oscillator Specification, Hybrid Clock REV DESCRIPTION DATE PREP APPD B CO /27/16 DF/SM LT
REV DESCRIPTION DATE PREP APPD B CO-25877 1/27/16 DF/SM LT MOUNT HOLLY SPRINGS, PA 17065 THE RECORD OF APPROVAL FOR THIS DOCUMENT IS MAINTAINED ELECTRONICALLY WITHIN THE ERP SYSTEM Oscillator Specification,
More informationEffects of Solder Reflow Conditions on the Assembly of Electronics Packaging and Printed Circuit Boards
Effects of Solder Reflow Conditions on the Assembly of Electronics Packaging and Printed Circuit Boards Gregory K. Arslanian, Minfa Lin, Amy Wressell, Tom Mebrahtu, Victor Wang Air Products and Chemicals
More informationAdditional Information, DS4, May Recommendations for Printed Circuit Board Assembly of Infineon xf (2) BGA and xf (2) SGA Packages
Additional Information, DS4, May 2008 Recommendations for Printed Circuit Board Assembly of Infineon xf (2) BGA and xf (2) SGA Packages Edition 2008-05 Published by Infineon Technologies AG 81726 München,
More informationTSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development
TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding
More informationPERFORMANCE SPECIFICATION RESISTOR, CHIP, FIXED, FILM, ZERO OHM, INDUSTRIAL, HIGH RELIABILITY, SPACE LEVEL, GENERAL SPECIFICATION FOR
INCH-POUND MIL-PRF-32159 18 August 2017 SUPERSEDING MIL-PRF-32159 w/ Amendment 4 21 February 2013 PERFORMANCE SPECIFICATION RESISTOR, CHIP, FIXED, FILM, ZERO OHM, INDUSTRIAL, HIGH RELIABILITY, SPACE LEVEL,
More informationREVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. A Update drawing to the latest requirements of MIL-PRF gc Charles F.
REVISIONS LTR DESCRIPTION DTE (YR-MO-D) PPROVED Update drawing to the latest requirements of MIL-PRF-38534. gc 18-03-12 Charles F. Saffle REV REV REV STTUS REV OF S 1 2 3 4 5 6 7 8 PMIC N/ STNDRD MICROCIRCUIT
More informationPreconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing ELECTRONIC INDUSTRIES ALLIANCE
EIA/JEDEC STANDARD Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing JESD22-A113-B MARCH 1999 ELECTRONIC INDUSTRIES ALLIANCE JEDEC Solid State Technology Association NOTICE
More informationAutomotive Electronic Material Challenges. Anitha Sinkfield, Delphi
Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and
More informationMIL System Overview EEE Parts
1 MIL System Overview EEE Parts CONTENT 2 MIL system & DSCC MIL system & documentation MIL-STD example: MIL-STD-883 Screening tests Qualification and Quality Conformance Procedures General Specifications
More informationAn Innovative High Throughput Thermal Compression Bonding Process
An Innovative High Throughput Thermal Compression Bonding Process Li Ming 2 September 2015 Outline Introduction Throughput improved TCB Process Liquid Phase Contact (LPC) bonding Flux-LPC-TCB under inert
More informationMotorola PC603R Microprocessor
Construction Analysis Motorola PC603R Microprocessor Report Number: SCA 9709-551 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:
More informationAdvanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation
Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine
More informationDevelopment of Next-Generation ewlb Packaging
Development of Next-Generation ewlb Packaging by Seung Wook Yoon, Yaojian Lin, Pandi Chelvam Marimuthu and *Rajendra Pendse STATS ChipPAC Singapore *Fremont, California USA Ganesh V. P, Andreas Bahr and
More informationDesign for Flip-Chip and Chip-Size Package Technology
Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability
More informationRF Transformer (Stabilized Matching Device) SMST18 series
1 Features RF Transformer Stabilized Matching Device is RF impedance matching component. You can adjust impedance matching easily between antenna and feeding point, when you use RF Transformer. RF Transformer
More informationDevelopment of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy
Development of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy Gordon Elger, Rafael Jordan, Maria v. Suchodoletz and Hermann Oppermann Fraunhofer Institute
More informationThermal and mechanical reliability tests of plastic core solder balls
Thermal and mechanical reliability tests of plastic core solder balls Author: Maaike M. V. Taklo Company: SINTEF Email: mvi@sintef.no WS on 3D SiP, ESREF 2012 Cagliari, Italy, October 1st, 2012 Page 1
More informationYOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT
YOUR Strategic TECHNOLOGY PARTNER Wafer Back-End OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP PROTOTYping ENGINEERING TESTING SMT PRODUCTION CHIP ON BOARD SUPPLY CHAIN MANAGEMENT Next Level 0f
More informationcontaminated, or if the location of the assembly house is well above sea level.
VAPOR PHASE REFLOW S EFFECT ON SOLDER PASTE RESIDUE SURFACE INSULATION RESISTANCE Karen Tellefsen. Mitch Holtzer, Corne Hoppenbrouwers Alpha Assembly Solutions South Plainfield, NJ, USA Roald Gontrum SmartTech
More information