Chapter 5. UEEP2613 Microelectronic Fabrication. Diffusion
|
|
- Neal Alvin Bryan
- 5 years ago
- Views:
Transcription
1 Chapter 5 UEEP613 Microelectronic Fabrication Diffusion
2 Prepared by Dr. Lim Soo King 4 Jun 01
3 Chapter 5 Diffusion Introduction Model of Diffusion in Solid Fick s Diffusion Equation Constant Diffusivity Constant Surface Concentration Constant Total Dopant Sheet Resistance of a Diffused Layer Effect of Successive Diffusion Steps Concentration Dependent Diffusivity Temperature Dependent Diffusivity Exercises Bibliography i -
4 Figure 5.1: Schematic of a diffusion system using liquid source Figure 5.: Mechanism of diffusion in solid Figure 5.3: Plot of complementary error function Figure 5.4: A surface Gaussian diffusion with total dopant Q T at the center of silicon Figure 5.5: A typical Irvin curve for p-type Gaussian profile in an n-type background concentration Figure 5.6: Diffusivity dependent on doping concentration Figure 5.7: Concentration dependent diffusivity of common dopant in single crystal silicon Figure 5.8: Arrhenius plot of diffusivity of the common dopants in silicon Figure 5.9: Temperature dependence of the diffusivity coefficient of common dopant in silicon Figure 5.10: Intrinsic diffusivity for silicon self diffusion of common dopants ii -
5 Chapter 5 Diffusion 5.0 Introduction Diffusion of impurity atom or dapant in silicon is an important process in silicon integrated circuit. Using diffusion techniques, altering the conductivity in silicon or germanium was disclosed in a patent by William Gardner Pfann in 195. Since then, various ways of introducing dopant into silicon by diffusion have been studied with the goal of controlling the distribution of dopant, the concentration of total dopant, its uniformity, and reproducibility, and for processing large number of device wafer in a batch to reduce the manufacturing cost. Diffusion is used to form emitter, base, and resistor for the bipolar device technology. It is also used to form drain and source regions and to dope polysilicon in MOS device technology. Dopant that spans a wide range of concentration can be introduced by a number of ways. The most common way of diffusion is from chemical source in vapor form at high temperature. The other ways are diffusion from a doped oxide source and diffusion and annealing from ion implanted layer. Ion implantation can provide cm - to greater than cm -. It is used to replace the chemical or doped oxide source wherever possible and is extensively used in VLSI/ULSI device fabrication. Diffusion of impurities is typically done by placing semiconductor wafers in a carefully controlled, high temperature quartz-tube furnace and passing a gas mixture that contains the desired dopant through it. Its purpose is to introduce dopant into silicon crystal. Mixture of oxygen and dopants such as diborane and phosphine are introduced in the furnace with the exposed wafer surface at temperature ranges between C and 1,00 0 C for silicon and C and 1,000 0 C for gallium arsenide. The number of dopant atoms that diffused into the semiconductor is related to the partial pressure of the dopant impurity in the gas mixture. The schematic of a diffusion system using liquid source is shown in Fig
6 Figure 5.1: Schematic of a diffusion system using liquid source Dopant can be introduced by solid source such as BN for boron, As O 3 for arsenic, and P O 5 for phosphorus, gases source such as B H 6, AsH 3, and PH 3, and liguid source such as BBr 3, AsCl 3, and POCl 3. However, liquid source is the commonly used method. The chemical reaction for phosphorus diffusion using liquid source POCl 3 is shown as follow. 4POCl 3 + 3O P O 5 + 6Cl (5.1) The P O 5 forms a glass-on-silicon wafer and then reduces to phosphorus by silicon following the equation. P O 5 + 5Si 4P + 5SiO (5.) The phosphorus is released and diffused into silicon Si and chlorine Cl gas is vented. For diffusion in gallium arsenide, the high vapor pressure of arsenic requires special method to prevent loss of arsenic by decomposition or evaporation. These methods include diffusion in sealed ampules with over pressure of arsenic and diffusion in an open-tube furnace with doped oxide capping layer such as silicon nitride. Most of the studies on p-type diffusion have been confined to the use of zinc in the forms of Zn-Ga-As alloys and ZnAs for the sealed-ampule approach or ZnO-SiO for the open-tube approach. The n-type dopants in gallium arsenide include selenium and tellurium. To complete the process, 'drive in' or re-distribution of dopant is done in nitrogen or wet oxygen where silicon dioxide SiO is grown at the same time
7 5.1 Model of Diffusion in Solid At high temperature, point defects such as vacancy and self interstitial atom are generated in a single crystalline solid. When concentration gradient of the host or impurity atom exists, such point defect affects the atom movement namely as diffusion. Diffusion in solid can be treated as the atomic movement of diffusant either impurity atom or host atom in crystal lattice by vacancy and self intersitial. There are several types of diffusion mechanisms. They are vacancy diffusion, intersitial diffusion, divacancy or diffusion assisted by a double vacancies, and interstitialcy diffusion. Figure 5. illustrates the diffusion mechanisms by vacancy, interstitial, and interstitialcy. At elevated temperature, the atom in crystal lattice vibrates in its equilibrium site. Occasionally, the atom acquires sufficient energy to leave its equilibrium site and becomes a self interstitial atom. If there is an impurity atom (red color) around or a neigboring host atom, it can occupy this vacant site and this type of diffusion is termed as diffusion by a vacancy. This type of diffusion is illustrated by diffusion mechanism 1 shown in Fig. 5.(a). If the the migrating atom is a host atom, it is called self diffusion. If it is a impurity atom, then it is called impurity diffusion. (a) Vacancy diffusion and interstitial diffusion (b) Interstitialcy diffusion Figure 5.: Mechanism of diffusion in solid If the movement of impurity atom is in between equilibrium site of the crystal lattice that does not involve occupying lattice site, it is called interstitial diffusion as illustrated by diffusion mechanism shown in Fig. 5.(a). Diffusion assisted by a double vacancy or divacancy is a diffusion mechanism involving impurity atom has to move to a second vacancy that is at the nearest neighbor of the original vacancy site
8 Interstitialcy diffusion is shown in Fig. 5.(b). The mechanisms are shown by four steps. In step 1, a self interstitial host atom displaces an impurity atom (read color) from the lattice site and makes this impurity atom as interstitial atom (step ). This interstitial impurity atom then displaces a host atom (step 3) from its equilibrium site and makes this host atom to become interstitial atom (step 4). Vacancy and interstitialcy diffusions are commonly happened for phosphorus P, boron B, arsenic As, antimony Sb impurity diffusion in silicon. However, for phosphorus P and boron B diffusion, interstitialcy diffusion is more dominant than vacancy diffusion. Vacancy diffusion is more dominant than interstitialcy diffusion for arsenic As and antimony Sb diffusion. Group 1 and VIII elements have small ionic radii and are fast diffuser in silicon. The diffusion is normally involved interstitial diffusion. 5. Fick s Diffusion Equation In 1855, Adolf Fick published the theory of diffusion. His theory was based on the analogy between material transfer in a solution and heat transfer by conduction. Fick s assumed that in dilute liquid or gaseous solution, in the absence of convection, the transfer solute atom per unit area in one direction flow can be described by Fick s first law of diffusion shown in equation (5.3). J C(x, t) D x (5.3) where J is the local rate of transfer of solute per unit area or the diffusion flux, C is the concentration of solute is a function of x and t, x is the coordinate axis in the direction of solute flow, t is the diffusion time, and D is the diffusivity or at time it is called diffusion coefficient or diffusion constant. The negative sign of the equation denotes that the solute flows to the direction of lower concentration. From the law of conservation of matter, the change of solute concentration with time must be the same as the local decrease of the diffusion flux in the absence of a source or sink. Thus, C(x, t) J(x, t) t x (5.4) Substitute equation (5.3) into equation (5.4) yields equation of Fick s second law in one dimensional form, which is
9 C(x, t) J(x, t) D t x x (5.5) When the concentration of solute is low, the diffusivity at a given temperature can be considered as a constant then equation (5.5) shall become C(x, t) D t J(x, t) x (5.6) Equation (5.6) is another form of Fick s second law of diffusion. In equation (5.6), D is given in unit of cm /s or m /h and C(x, t) is in unit of atom/cm 3. The solution for equation (5.6) for various initial condition and boundary condition shall be dealt in next sub-section Constant Diffusivity The solution of diffusion equation shown in equation (5.6) has constant diffusivity or diffusion coefficient for constant surface concentration and constant total dopant will be discussed in this sub-section. The sheet resistance of a diffused layer of constant diffusivity will be discussed too Constant Surface Concentration For the case of constant surface concentration, the initial condition at time t = 0 is C(x, 0) = 0 and the boundary conditions are C(0, t) = C s and C(, t) = 0. The solution of equation (5.6) is equal to C erfc x Dt C(x, t) S (5.7) where C s is the surface concentration, D is the constant diffusivity, x is the distance, t is the diffusion time, and erfc is the complementary error function. The plot of complementary error function erfc of equation (5.7) is shown in Fig
10 Figure 5.3: Plot of complementary error function Since erfc(x) = 1 erf(x), equation (5.7) is also equal to x C(x, t) CS 1 erf (5.8) Dt From the result shown in Fig. 5., the error function solution is approximately a triangular function, so that the total amount of dopant per unit area introduced can be approximated by QT CS Dt. A more accurate answer for the total amount of dopant introduced per unit area is Q T 0 CS1 erf x CS dx Dt Dt (5.9) Constant Total Dopant If a thin layer of dopant is deposited onto the silicon surface with a fixed or constant total amount of dopant Q T per unit area. This dopant diffuses only into the silicon and all the dopants remain in the silicon. The initial and boundary conditions are initial condition C(x, 0) = 0 and boundary condition
11 C (x, t)dx Q 0 equation (5.6) shall be T and C(, t) = 0. The solution of the diffusion equation shown in C(x, t) Q T x exp (5.10) Dt 4Dt If x = 0, equation (5.10) is equal to surface concentration C S, which is C S QT C(0, t) (5.11) Dt Combining equation (5.10) and (5.11) yields equation (5.1). C(x, t) x CS exp (5.1) 4Dt Equation (5.10) is often called the Gaussian distribution and the diffusion concentration is referred to dopant concentration of the pre-deposited thin layer source or drive-in diffusion from a fixed total dopant concentration. Impurity atom distribution from ion implantation into amorphous material can be approximated by Gaussian function. For the case whereby a thin layer of dopant is deposited in the center the silicon surface, the diffusion profile looks as what is shown in Fig The diffusion flux will be equal to C(x, t) Q T x exp (5.13) Dt 4Dt whereby the assumption is that half of the Q T will diffuse virtually
12 Figure 5.4: A surface Gaussian diffusion with total dopant Q T at the center of silicon Sheet Resistance of a Diffused Layer For a diffused layer that form pn junction, an average sheet resistance R S is defined and related to junction depth x j, the carrier mobility, and the impurity distribution C(x i ) by the equation (5.14). 1 1 R (5.14) S q x 0 j x j C(x)dx q eff 0 C(x)dx Empirical expression of mobility versus impurity distribution C has been determined for concentration above cm -3 in silicon. The donor dopant mobility n is n 9.0cm / Vs (5.15) (C /1.3x10 ) For acceptor concentration in silicon for acceptor dopant, the mobility p is p 49.7cm / Vs (5.16) (C /1.6x10 )
13 The sheet resistance R S is also equal to R S x (5.17) j where is the resistivity. Thus, the effective conductivity is equal to 1 R S x j (5.18) Once the surface resistance, surface concentration, and junction depth are known, one can design a diffused layer. There is a useful design curve called Irvin curve that can be used to determine the surface concentration C S versus the effective conductivity on background concentration C B, which shown in Fig Figure 5.5: A typical Irvin curve for p-type Gaussian profile in an n-type background concentration Effect of Successive Diffusion Steps Since there are often multiple diffusion steps in a fully integrated circuit process, they must be added in some ways before the final profile can be predicted. It is clear that if all the diffusion steps occurred at a constant
14 temperature where the diffusivity is the same then the effective Dt product is given by ( Dt) eff D 1(t1 t...) D1t1 D1t... (5.19) In other words doing a single step in a furnace for a total time of t 1 + t is the same as doing two separate steps, one for time t 1 and one for time t. Mathematically, one could increase the time t by a numerical factor D /D 1 and re-write equation (5.19) as D Dt (5.0) ( Dt) eff D1t1 D1 t D1t1 D 1 Thus, the derived formula for the total effective Dt for a dopant that is diffused at a temperature T 1 with diffusivity D 1 for time t 1 and then diffused at temperature T with diffusivity D for time t. The total effective Dt is given by the sum of all the individual Dt products. 5.. Concentration Dependent Diffusivity At high concentration, when the diffusion conditions are closed to the constant surface concentration case or the constant total dopant case, the measured impurity profiles are not the same as the constant diffusivity cases. For high concentration case, it can be represented by concentration dependent diffusivity. Anderson and Lisak obtained the concentration dependent diffusivity equation by changing the diffusivity of equation (5.5) with equation (5.19), which is D C Di n i r (5.1) where D i is the constant diffusivity at low concentration or intrinsic diffusivity; C is doping concentration; and n i is the intrinsic concentration, and r is a constant. We shall further discuss this equation. Based on many experiment results, the diffusivity of common dopants in silicon has been characterized and found to depend linearly or sometimes quadratically on the carrier concentration as shown in Fig
15 Figure 5.6: Diffusivity dependent on doping concentration The effective diffusivity under extrinsic condition based on equation (5.6) can be written as D eff A D 0 D n n i D n n i for n-type dopant (5.) D eff A D 0 D p n i D p n i for p-type dopant (5.3) D 0 and D + etc. are chosen because on the atomic level. These different terms are thought to occur because of the interaction with neutral and charged point defect. The diffusivity under intrinsic condition for an n-type dopant (n = p = n i ) is * 0 D A D D D (5.4) The concentration dependent diffusivity of common dopant in single crystal silicon is shown in Fig
16 By re-writing equation (5.) and (5.4), the diffusivity measured under extrinsic conditions can be elegantly described by equation (5.5). n n 1 eff * ni ni DA DA (5.5) 1 0 where D 0 / D and D / D. Si B In As Sb P Unit D o, cm s -1 D o, E ev D +, cm s -1 D +, E ev D -, cm s -1 D -, E ev D -, cm s -1 D -, E 43.7 ev Figure 5.7: Concentration dependent diffusivity of common dopant in single crystal silicon 5..3 Temperature Dependent Diffusivity The diffusivity determined experimentally over range of diffusion temperature can be expressed in Arrhenius form as D D E a exp kt o (5.6) where k is the Boltzmann constant and T is the temperature. The activation energy E a has a typical value between 3.5 to 4.5eV for impurity dopant in silicon. Plots of the diffusivity of common dopant in silicon are shown in Fig. 5.8 and 5.9 corresponding to the intrinsic diffusivity and activation energy shown in Fig Figure 5.10 also represents an Arrhenius fit to the diffusivity under intrinsic condition
17 Figure 5.8: Arrhenius plot of diffusivity of the common dopants in silicon Figure 5.9: Temperature dependence of the diffusivity coefficient of common dopant in silicon
18 Si B In As Sb P Unit D o cm s -1 E a ev Exercises Figure 5.10: Intrinsic diffusivity for silicon self diffusion of common dopants 5.1. Given the solution of Fick s diffusion equation that satisfies the initial and boundary conditions is C erfc x Dt C(x, t) S. Prove that the total number of dopant atoms per unit area of the semiconductor is QT(t) Cs Dt. 5.. Find the diffusivity and total impurity from a known impurity profile. Assume that boron is diffused into an n-type silicon single crystal substrate with doping concentration of cm -3 and that the diffusion profile can be described by a Gaussian function. Using diffusion time of one hour, one obtains a measured junction depth of.0m and surface concentration of 1.0x10 18 cm A boron diffusion process such that the surface concentration is 4.0x10 17 cm -3, thickness x = 3.0m, substrate concentration C B = 1.0x10 15 cm -3. Calculate the drive in time if the diffusion temperature is 1,100 o C Boron pre-deposition is performed at 950 o C for 30 minutes in a neutral ambient. Given the activity energy of boron E a = 3.46eV, D 0 = 0.76 cm /sec and the boron surface concentration is C s = 1.8x10 0 cm -3. (i). Calculate the diffusion length. (ii). Determine the total amount of dopant introduced Assume the measured phosphorus profile can be represented by a Gaussian function with a diffusivity D =.3x10-13 cm s -1. The measured surface concentration is 1.0x10 18 cm -3, and the measured junction depth is 1.0m at a substrate concentration of 1.0x10 15 atoms/cm 3. (i). Calculate the diffusion time.
19 (ii). Find the total dopant in the diffused layer For boron diffusion in silicon at 1,000 o C, the surface concentration is maintained at 1.0x10 19 cm -3 and the diffusion time 1.0hr. If the diffusion coefficient of boron at 1,000 o C is.0x10-14 cm /s, calculate (i). The total dopant Q T diffused into silicon. (ii). The location where the dopant concentration reaches 1.0x10 18 cm Calculate the effective diffusion coefficient at 1,000 o C for two different box shaped arsenic profile grown by silicon epitaxy, one doped at 1.0x10 18 cm -3 and the other doped at 1.0x10 0 cm
20 Bibliography 1. JD Pummer, MD Del, and Peter Griffin, Silicon VLSI Technology Fundamentals, Practices, and Modeling, Prentice Hall, Hong Xiao, Introduction to Semiconductor Manufacturing Technology, Pearson Prentice Hall, SM Sze, VLSI Technology, second edition, McGraw-Hill, CY Chang and SM Sze, ULSI Technology, McGraw-Hill,
21 Index A Activation energy Adolf Fick Antimony Arrhenius Arsenic... 13, 134 Arsenic trioxide As O 3... See Arsenic trioxide B Boltzmann constant Boron C Chlorine Complementary error function D Diborane Diffusion Diffusion coefficient Diffusion time Diffusivity Divacancy diffusion Dopant E Effective conductivity F Fick s first law of diffusion Fick s second law of diffusion G Gaussian function I Impurity diffusion Interstitial diffusion Interstitialcy diffusion Intrinsic diffusivity Irvin curve M Mobility P P O 5... See Phosphorus pentoxide Phosphine Phosphorus... 13, 134 Phosporus pentoxide pn junction Point defect S Selenium Self diffusion Semiconductor Gallium arsenide , 13 Germanium Sheet resistance , 138, 139 Silicon Silicon dioxide T Tellurium U Ultra large scale integration V VLSI W William Gardner Pfann Z Zinc arsenate ZnAs... See Zinc arsenate Zn-Ga-As alloy
CHAPTER 8: Diffusion. Chapter 8
1 CHAPTER 8: Diffusion Diffusion and ion implantation are the two key processes to introduce a controlled amount of dopants into semiconductors and to alter the conductivity type. Figure 8.1 compares these
More informationChanging the Dopant Concentration. Diffusion Doping Ion Implantation
Changing the Dopant Concentration Diffusion Doping Ion Implantation Step 11 The photoresist is removed with solvent leaving a ridge of polysilicon (the transistor's gate), which rises above the silicon
More informationChapter 4. UEEP2613 Microelectronic Fabrication. Oxidation
Chapter 4 UEEP2613 Microelectronic Fabrication Oxidation Prepared by Dr. Lim Soo King 24 Jun 2012 Chapter 4...113 Oxidation...113 4.0 Introduction... 113 4.1 Chemistry of Silicon Dioxide Formation... 115
More informationMicroelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica
Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection
More informationDoping and Oxidation
Technische Universität Graz Institute of Solid State Physics Doping and Oxidation Franssila: Chapters 13,14, 15 Peter Hadley Technische Universität Graz Institute of Solid State Physics Doping Add donors
More informationHOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:
HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,
More informationCHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:
Chapter 4 1 CHAPTER 4: Oxidation Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: 1. mask against implant or diffusion of dopant into silicon 2. surface passivation
More informationSection 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey
Section 4: Thermal Oxidation Jaeger Chapter 3 Properties of O Thermal O is amorphous. Weight Density =.0 gm/cm 3 Molecular Density =.3E molecules/cm 3 O Crystalline O [Quartz] =.65 gm/cm 3 (1) Excellent
More informationFabrication Technology
Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski
More informationComplementary Metal-Oxide-Semiconductor Very Large-Scale Integrated Circuit Design
Complementary Metal-Oxide-Semiconductor Very Large-Scale Integrated Circuit Design Bradley A. Minch Mixed Analog-Digital VLSI Circuits and Systems Lab Cornell University Ithaca, NY 14853 5401 minch@ece.cornell.edu
More informationMicroelectronics Devices
Microelectronics Devices Yao-Joe Yang 1 Outline Basic semiconductor physics Semiconductor devices Resistors Capacitors P-N diodes BJT/MOSFET 2 Type of Solid Materials Solid materials may be classified
More informationCHAPTER 5: DIFFUSION IN SOLIDS
CHAPTER 5: DIFFUSION IN SOLIDS ISSUES TO ADDRESS... How does diffusion occur? Why is it an important part of processing? How can the rate of diffusion be predicted for some simple cases? How does diffusion
More informationSection 4: Thermal Oxidation. Jaeger Chapter 3
Section 4: Thermal Oxidation Jaeger Chapter 3 Properties of O Thermal O is amorphous. Weight Density =.0 gm/cm 3 Molecular Density =.3E molecules/cm 3 O Crystalline O [Quartz] =.65 gm/cm 3 (1) Excellent
More information1. Introduction. What is implantation? Advantages
Ion implantation Contents 1. Introduction 2. Ion range 3. implantation profiles 4. ion channeling 5. ion implantation-induced damage 6. annealing behavior of the damage 7. process consideration 8. comparison
More informationMOSFET. n+ poly Si. p- substrate
EE143 Midterm #1 Solutions Fall 2005 (maximum score is 97) Problem 1 Processing Modules and Simple Process Sequence (25 points total) The following schematic cross-section shows a MOSFET together with
More informationMaterial Science. Prof. Satish V. Kailas Associate Professor Dept. of Mechanical Engineering, Indian Institute of Science, Bangalore India
Material Science Prof. Satish V. Kailas Associate Professor Dept. of Mechanical Engineering, Indian Institute of Science, Bangalore 560012 India Chapter 5. Diffusion Learning objectives: - To know the
More informationContents. Abbreviations and Symbols... 1 Introduction... 1
Contents Abbreviations and Symbols... XIII 1 Introduction... 1 2 Experimental Techniques... 5 2.1 Positron Sources... 7 2.2 Positron Lifetime Spectroscopy... 9 2.2.1 Basics of the Measurement... 10 2.2.2
More informationInstructor: Dr. M. Razaghi. Silicon Oxidation
SILICON OXIDATION Silicon Oxidation Many different kinds of thin films are used to fabricate discrete devices and integrated circuits. Including: Thermal oxides Dielectric layers Polycrystalline silicon
More informationCOMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes IC TECHNOLOGY. (Subject Code: 7EC4)
COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes IC TECHNOLOGY (Subject Code: 7EC4) Prepared Class: B. Tech.IV Year, VII Semester SYLLABUS UNIT 2
More informationEE CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a
1 EE 1 FALL 1999-00 CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3 z a B Crystal Structure z a z a C y y y A x x Cubic BCC FCC x Crystals are characterized by a unit cell
More informationECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:
ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: Fabrication of p-n junctions Contact Potential Things you should know when you leave Key Questions What are the necessary steps to fabricate
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationSemiconductor Manufacturing Technology. Semiconductor Manufacturing Technology
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 2001 by Prentice Hall Chapter 17 Doping Processes Common Dopants Used in Semiconductor Manufacturing Acceptor Dopant Group IIIA
More informationEE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing
3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated
More informationTOWARD MEMS!Instructor: Riadh W. Y. Habash
TOWARD MEMS!Instructor: Riadh W. Y. Habash Students are presented with aspects of general production and manufacturing of integrated circuit (IC) products to enable them to better liaise with and participate
More informationGraduate Student Presentations
Graduate Student Presentations Dang, Huong Chip packaging March 27 Call, Nathan Thin film transistors/ liquid crystal displays April 4 Feldman, Ari Optical computing April 11 Guerassio, Ian Self-assembly
More informationProcess Flow in Cross Sections
Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat
More informationHalbleiter Prof. Yong Lei Prof. Thomas Hannappel
Halbleiter Prof. Yong Lei Prof. Thomas Hannappel yong.lei@tu-ilmenau.de thomas.hannappel@tu-ilmenau.de http://www.tu-ilmenau.de/nanostruk/ Solid State Structure of Semiconductor Semiconductor manufacturing
More informationDocument version 1.1 September 2012
Tool Identifier Boron, Phosphorous diffusion furnaces Document version 1.1 September 2012 Documented by Karthick Murukesan SAMPLE PREQUIREMENT: Sample should be either RCA cleaned or Piranha cleaned before
More informationChapter 5 Thermal Processes
Chapter 5 Thermal Processes 1 Topics Introduction Hardware Oxidation Diffusion Annealing Post-Implantation Alloying Reflow High Temp CVD Epi Poly Silicon Nitride RTP RTA RTP Future Trends 2 Definition
More informationTHERMAL OXIDATION - Chapter 6 Basic Concepts
THERMAL OXIDATION - Chapter 6 Basic Concepts SiO 2 and the Si/SiO 2 interface are the principal reasons for silicon s dominance in the IC industry. Oxide Thickness µm 0. µm 0 nm nm Thermally Grown Oxides
More informationAjay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University
2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,
More informationCRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a
CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3 Crystal Growth, Si Wafers- Chapter 3 z a C y B z a y Crystal Structure z a y Crystals are characterized by a unit cell which
More informationChapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +
Chapter 2 roblems 2.1 Sketch a process flow that would result in the structure shown in Figure 1-34 by drawing a series of drawings similar to those in this chapter. You only need to describe the flow
More informationChapter 3 CMOS processing technology
Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),
More informationMICROCHIP MANUFACTURING by S. Wolf
MICROCHIP MANUFACTURING by S. Wolf Chapter 13: THERMAL- OXIDATION of SILICON 2004 by LATTICE PRESS Chapter 13: THERMAL-OXIDATION of SILICON n CHAPTER CONTENTS Applications of Thermal Silicon-Dioxide Physical
More informationLN Introduction to Solid State Chemistry. Lecture Notes No. 9 DIFFUSION
3.091 Introduction to Solid State Chemistry Lecture Notes No. 9 DIFFUSION * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * Sources for Further Reading:
More informationChapter 5: Atom and Ion Movements in Materials
Slide 1 Chapter 5: Atom and Ion Movements in Materials 5-1 Slide 2 Learning Objectives 1. Applications of diffusion 2. Stability of atoms and ions 3. Mechanisms for diffusion 4. Activation energy for diffusion
More informationDefinition and description of different diffusion terms
Definition and description of different diffusion terms efore proceeding further, it is necessary to introduce different terms frequently used in diffusion studies. Many terms will be introduced, which
More informationLab IV: Electrical Properties
Lab IV: Electrical Properties Study Questions 1. How would the electrical conductivity of the following vary with temperature: (a) ionic solids; (b) semiconductors; (c) metals? Briefly explain your answer.
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationMATTHEW A. WICKHAM 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT
ION IMPLANTATION TO ADJUST NMOS THRESHOLD VOLTAGES MATTHEW A. WICKHAM 5th Year Microelectronic Engineering Student Rochester Institute of Technology INTRODUCTION ABSTRACT NMOS processes require a variety
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation
More informationVLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents UNIT I INTRODUCTION: Introduction to IC Technology MOS, PMOS, NMOS, CMOS & BiCMOS technologies. BASIC ELECTRICAL PROPERTIES : Basic Electrical
More informationECSE-6300 IC Fabrication Laboratory Lecture 2 Thermal Oxidation. Introduction: Oxide
ECSE-6300 IC Fabrication Laboratory Lecture 2 Thermal Oxidation Prof. Bldg. CII, Rooms 6229 Rensselaer Polytechnic Institute Troy, NY 12180 Tel. (518) 276-2909 e-mails: luj@rpi.edu 2-1 Introduction: Oxide
More informationEE THERMAL OXIDATION - Chapter 6. Basic Concepts
EE 22 FALL 999-00 THERMAL OXIDATION - Chapter 6 Basic Concepts SiO 2 and the Si/SiO 2 interface are the principal reasons for silicon s dominance in the IC industry. SiO 2 : Easily selectively etched using
More informationMore on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide
More on oxidation Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide EE 432/532 oxide measurements, etc 1 Oxidation systems silicon
More informationCHAPTER - 4 CMOS PROCESSING TECHNOLOGY
CHAPTER - 4 CMOS PROCESSING TECHNOLOGY Samir kamal Spring 2018 4.1 CHAPTER OBJECTIVES 1. Introduce the CMOS designer to the technology that is responsible for the semiconductor devices that might be designed
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationChapter 7 Polysilicon and Dielectric Film Deposition
Chapter 7 Polysilicon and Dielectric Film Deposition Professor Paul K. Chu Thin Films in Microelectronics Polycrystalline silicon or polysilicon Doped or undoped silicon dioxide Stoichiometric or plasma-deposited
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationEE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationDiffusion & Crystal Structure
Lecture 5 Diffusion & Crystal Structure Diffusion of an interstitial impurity atom in a crystal from one void to a neighboring void. The impurity atom at position A must posses an energy E to push the
More informationPHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013
PHYSICAL ELECTRONICS(ECE3540) Brook Abegaz, Tennessee Technological University, Fall 2013 1 Chapter 1 The Crystal Structure of Solids Physical Electronics: Includes aspects of the physics of electron movement
More informationDoping and Silicon Reference: Chapter 4 Jaeger or Chapter 3 Ruska
Doping and Silicon Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recalll dopants in silicon (column IV element) Column V extra electrons N type dopant N D P Phospherus, As Arsenic & Sb Antimony most common
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationSolar Energy Research Institute of Singapore (SERIS), National University of Singapore (NUS), Singapore
MODELLING AND CHARACTERIZATION OF BBr3 BORON DIFFUSION PROCESS FOR N-TYPE SI WAFER SOLAR CELLS LI Mengjie 1, 2, a, HOEX Bram 3, MA Fa-Jun 3, DEVAPPA SHETTY Kishan 1, ABERLE Armin G. 1, 2, SAMUDRA Ganesh
More informationChapter 18: Electrical Properties
Chapter 18: Electrical Properties ISSUES TO ADDRESS... How are electrical conductance and resistance characterized? What are the physical phenomena that distinguish conductors, semiconductors, and insulators?
More informationMicrostructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley
Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic
More informationDiffusion in Solids. Why is it an important part of processing? How can the rate of diffusion be predicted for some simple cases?
Diffusion in Solids ISSUES TO ADDRESS... How does diffusion occur? Why is it an important part of processing? How can the rate of diffusion be predicted for some simple cases? How does diffusion depend
More informationChapter 2 Crystal Growth and Wafer Preparation
Chapter 2 Crystal Growth and Wafer Preparation Professor Paul K. Chu Advantages of Si over Ge Si has a larger bandgap (1.1 ev for Si versus 0.66 ev for Ge) Si devices can operate at a higher temperature
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2003) Fabrication Technology, Part I Agenda: Oxidation, layer deposition (last lecture) Lithography Pattern Transfer (etching) Impurity Doping Reading: Senturia,
More informationDiffusion phenomenon
Module-5 Diffusion Contents 1) Diffusion mechanisms and steady-state & non-steady-state diffusion 2) Factors that influence diffusion and nonequilibrium transformation & microstructure Diffusion phenomenon
More informationPhysical Vapor Deposition (PVD) Zheng Yang
Physical Vapor Deposition (PVD) Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide
More informationChapter 2 MOS Fabrication Technology
Chapter 2 MOS Fabrication Technology Abstract This chapter is concerned with the fabrication of metal oxide semiconductor (MOS) technology. Various processes such as wafer fabrication, oxidation, mask
More informationProcessing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur
Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur Lecture - 35 Oxidation I (Refer Slide Time: 00:24) Today s topic of
More informationECE440 Nanoelectronics. Lecture 08 Review of Solid State Physics
ECE440 Nanoelectronics Lecture 08 Review of Solid State Physics A Brief review of Solid State Physics Crystal lattice, reciprocal lattice, symmetry Crystal directions and planes Energy bands, bandgap Direct
More informationCHAPTER 5 IMPERFECTIONS IN SOLIDS PROBLEM SOLUTIONS
CHAPTER 5 IMPERFECTIONS IN SOLIDS PROBLEM SOLUTIONS Vacancies and Self-Interstitials 5.1 Calculate the fraction of atom sites that are vacant for copper at its melting temperature of 1084 C (1357 K). Assume
More information10/7/ :43 AM. Chapter 5. Diffusion. Dr. Mohammad Abuhaiba, PE
10/7/2013 10:43 AM Chapter 5 Diffusion 1 2 Why Study Diffusion? Materials of all types are often heat-treated to improve their properties. a heat treatment almost always involve atomic diffusion. Often
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationEE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 02, 2014 Lecture 01
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Tuesday, September 02, 2014 Lecture 01 1 Instructor: Jing Bai Contact Email: jingbai@d.umn.edu, hone: (218)726-8606, Office: MWAH 255 Webpage:
More informationDefects and Diffusion
Defects and Diffusion Goals for the Unit Recognize various imperfections in crystals Point imperfections Impurities Line, surface and bulk imperfections Define various diffusion mechanisms Identify factors
More information3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński
3. Photolithography, patterning and doping techniques KNU Seminar Course 2015 Robert Mroczyński Critical technology processes Photolithography The aim of this process is to transfer (in the most accurate
More informationAgenda o Semiconductor Materials o Crystal Growth o Intrinsic Semiconductors o Extrinsic Semiconductors
E84 Lecture 3/6/14 K. Candler Agenda o Semiconductor Materials o Crystal Growth o Intrinsic Semiconductors o Extrinsic Semiconductors Introduction A semiconductor is a material that has electrical conductivity
More informationImperfections: Good or Bad? Structural imperfections (defects) Compositional imperfections (impurities)
Imperfections: Good or Bad? Structural imperfections (defects) Compositional imperfections (impurities) 1 Structural Imperfections A perfect crystal has the lowest internal energy E Above absolute zero
More informationEE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 04, 2012 Lecture 01
EE 5611 Introduction to Microelectronic Technologies Fall 2012 Tuesday, September 04, 2012 Lecture 01 1 Instructor: Jing Bai Contact Email: jingbai@d.umn.edu, hone: (218)726-8606, Office: MWAH 255 Webpage:
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects
EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type
More informationFrom sand to silicon wafer
From sand to silicon wafer 25% of Earth surface is silicon Metallurgical grade silicon (MGS) Electronic grade silicon (EGS) Polycrystalline silicon (polysilicon) Single crystal Czochralski drawing Single
More informationEE 245: Introduction to MEMS Lecture 7m1: Lithography, Etching, & Doping CTN 9/18/ Regents of the University of California
EE 45 Introduction to MEMS Lecture 7m1 Lithography, Etching, & Doping Anisotropic Wet Etching Anisotropic Wet Etching (cont.) Anisotropic etches also available for single crystal Can get the following
More informationOxidation of Silicon
OpenStax-CNX module: m24908 1 Oxidation of Silicon Andrew R. Barron This work is produced by OpenStax-CNX and licensed under the Creative Commons Attribution License 3.0 note: This module was developed
More informationCMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction
CMOS VLSI Design Introduction ll materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN Introduction Chapter previews the entire field, subsequent chapters elaborate on specific
More informationVLSI Digital Systems Design
VLSI Digital Systems Design CMOS Processing cmpe222_03process_ppt.ppt 1 Si Purification Chemical purification of Si Zone refined Induction furnace Si ingot melted in localized zone Molten zone moved from
More informationIon Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very
Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very high voltages (10-600 KeV) Use analyzer to selection charge/mass
More informationCHAPTER 5 IMPERFECTIONS IN SOLIDS PROBLEM SOLUTIONS ev /atom = exp. kt ( =
CHAPTER 5 IMPERFECTIONS IN SOLIDS PROBLEM SOLUTIONS Vacancies and Self-Interstitials 5.1 Calculate the fraction of atom sites that are vacant for copper at its melting temperature of 1084 C (1357 K). Assume
More informationKinetics of Silicon Oxidation in a Rapid Thermal Processor
Kinetics of Silicon Oxidation in a Rapid Thermal Processor Asad M. Haider, Ph.D. Texas Instruments Dallas, Texas USA Presentation at the National Center of Physics International Spring Week 2010 Islamabad
More informationSlide 1. Slide 2. Slide 3. Chapter 19: Electronic Materials. Learning Objectives. Introduction
Slide 1 Chapter 19: Electronic Materials 19-1 Slide 2 Learning Objectives 1. Ohm s law and electrical conductivity 2. Band structure of solids 3. Conductivity of metals and alloys 4. Semiconductors 5.
More informationCS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing
CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make
More informationVLSI Technology. By: Ajay Kumar Gautam
By: Ajay Kumar Gautam Introduction to VLSI Technology, Crystal Growth, Oxidation, Epitaxial Process, Diffusion Process, Ion Implantation, Lithography, Etching, Metallization, VLSI Process Integration,
More informationFABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS
AND FABRICATION ENGINEERING ATTHE MICRO- NANOSCALE Fourth Edition STEPHEN A. CAMPBELL University of Minnesota New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Preface xiii prrt i OVERVIEW AND MATERIALS
More informationThermal Evaporation. Theory
Thermal Evaporation Theory 1. Introduction Procedures for depositing films are a very important set of processes since all of the layers above the surface of the wafer must be deposited. We can classify
More informationChapter 5: Diffusion. Introduction
Chapter 5: Diffusion Outline Introduction Diffusion mechanisms Steady-state diffusion Nonsteady-state diffusion Factors that influence diffusion Introduction Diffusion: the phenomenon of material transport
More informationIncreased Yield Using PDS Products Grade BN-975 with Hydrogen Injection
Increased Yield Using PDS Products Grade BN-975 with Hydrogen Injection Technical Bulletin The purpose of the hydrogen injection process is to increase die yield per wafer. This is accomplished because
More informationPROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS
Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative
More informationEE 330 Lecture 12. Devices in Semiconductor Processes
EE 330 Lecture 12 Devices in Semiconductor Processes Review from Lecture 9 Copper Interconnects Limitations of Aluminum Interconnects Electromigration Conductivity not real high Relevant Key Properties
More informationELECTRICAL PROPERTIES OF POLYCRYSTALLINE SILICON IN DARK
CHAPTER III ELECTRICAL PROPERTIES OF POLYCRYSTALLINE SILICON IN DARK 3.1 INTRODUCTION A lot of attention is being focused on the electrical properties of PX-Silicon because of its application in integrated
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationDepartment of Electrical Engineering. Jungli, Taiwan
Chapter 3 Fabrication of CMOS Integrated Circuits Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Background Outline The CMOS Process Flow Design Rules Latchup
More information10/8/2016 8:29 PM. Chapter 5. Diffusion. Mohammad Suliman Abuhaiba, Ph.D., PE
Chapter 5 Diffusion 1 2 Home Work Assignments 10, 13, 17, 21, 27, 31, D1 Due Tuesday 18/10/2016 3 rd Exam on Sunday 23/10/2016 3 Why Study Diffusion? Materials of all types are often heattreated to improve
More informationJunction formation in Ge by coimplant. and pre-heating techniques
Junction formation in Ge by coimplant. and pre-heating techniques Takashi Kuroi Nissin Ion Equipment Co., Ltd. 0 Content Introduction Purpose and Motivation Experimental Acceptor impurity implanted Germanium
More information