Lab 1: Field Oxide. Overview. Starting Wafers
|
|
- Imogene Fisher
- 6 years ago
- Views:
Transcription
1 Overview Lab 1: Field Oxide Brandon Baxter, Robert Buckley, Tara Mina, Quentin Vingerhoets Lab instructor: Liang Zhang Course Instructor: Dr. Gary Tuttle EE January 23, 2017 In this lab we created our first layer of oxide on the bare silicon wafers using the wet oxidation process. This is the first step for processing our CyMOS device and it is important, because it will form the base oxide layer for the entire device, into which we will later cut holes for our adding n-type and p-type dopants and then re-cover with an oxide layer, afterwards. Because we were going to expose our wafers to high temperatures for this oxidation process we first had to perform the standard clean at the beginning of the lab. This was important because we had to remove organic and inorganic contaminants on our wafers before exposing them to intense heat from the furnace. Brandon was selected to read each step of the SOPs for the standard clean process out-loud, and Tara was selected to actually perform each step of the SOPs at the Wet-Process Benches. To clean the wafers, we first submerged them in a heated, basic solution of ammonium hydroxide at 75 degrees Celsius. Then, after briefly putting it in a tub of dilute hydrofluoric acid and then rinsing with deionized water, we immersed it in an acidic solution of hydrochloric acid at the same heated temperature. Afterwards we had to dry the wafers in the spin rinser and dryer machine before putting it in the furnace. Once we completed all of the steps in the SOPs for the standard clean we proceeded to the wet oxidation procedure to grow the silicon dioxide layer on the surface of our wafers. This layer was supposed to be about 250 nanometers thick. Using our knowledge of the wet oxidation procedure we calculated how much time we needed to expose our (100)-oriented silicon wafers in the furnace, which was set to be at 1100 degrees Celsius. However, we suspect that the furnace was at a higher temperature than we thought, so we actually grew more oxide than we were expecting, resulting in a layer that was about 370 nanometers in thickness. To do this process for wet oxidation, we first had to load the wafers in the furnace and then push them to the middle of the furnace extremely slowly, about 5 inches per minute. Then, after ramping up the temperature to 1100 degrees Celsius, we turned the bubbler on to heat up deionized water for the wet oxidation process, which will enter the furnace as steam mixed with nitrogen gas. Then, after waiting for the amount of time we calculated for our desired oxide thickness, we had to turn off the bubbler and ramp down the temperature of the furnace and very slowly remove the wafers from the furnace. Starting Wafers Our team has 10 wafers in total, which at the beginning stage of the process are all bare (100)-oriented silicon wafers that are 3 inches in diameter and about 380 micrometers in thickness. The lot number for our silicon wafers was written to be , though we were
2 not sure what this code represented exactly. Our wafers are all n-type, they are doped with phosphorus ions, and at the beginning of the CyMOS process they all start out as essentially identical bare silicon wafers. Of these 10 silicon wafers, 4 of them will become our CyMOS devices as a final product by the end of the semester. Another 4 of these wafers are test wafers which will be maintained with the same thickness of oxide as our silicon wafers and in the future, for each time we need to etch the oxide layers on our CyMOS devices, we can use one of our test wafers, which should have the same thickness of oxide, to determine how long we need to etch the wafers by etching one of our test wafers clean and timing how long it takes. The 2 remaining wafers are backup wafers, in case any of our other 4 production wafers are damaged. For this lab we are using wafers that are n-doped with Phosphorous. Before processing our Silicon wafers we did some preliminary testing on them to determine more precisely what the initial doping concentration of our wafers are. To do this we had to measure the average resistivity of each wafer using the four-probe technique. Using this method we determined the current and voltages measured to determine the average resistance to calculate the resistivity of our wafers, we measured it to have the following resistivity on average: Ω cm From this resistivity value we measured we were able to calculate their approximate doping concentration, determining this concentration to be the following, on average: * 10 cm This doping concentration value is important to know the approximate value for in our wafers, because of future calculations we may need to do for this. See the recorded values for the four-probe technique on the photo of the scanned worksheet titled Manual four-point probe measurements in the Appendix section at the end of our report. Also in the Appendix, see details of the characteristics of our starting wafers on the photo of our scanned process traveler sheet titled Starting Material. Standard Clean Before we were able to perform the actual wet oxidation process we had went through the standard clean process which is used to clean the wafer of organic and inorganic particles to remove contaminates. This was particularly important to do before the wet oxidation processing because we need to put the silicons in the furnace. In fact, in any high temperature process for the silicon wafers, it is critical that the standard cleaning procedure be performed beforehand. This is because, if there are any contaminants on the wafer when putting it in the furnace, these contaminants get more deeply incorporated into the wafer and can ruin its functionality.. Overall there are two main chemical solutions we use for specific purposes in the cleaning process. The first solution is a basic solution that is created in the tub labeled SC-1 by mixing ammonium hydroxide and hydrogen peroxide. The main purpose of this first solution is
3 to remove organic materials like fingerprints, dead skin cells, and other organic particles that have imprinted or fallen on the wafers from people working in the lab. The second solution, which is mixed in the tub labeled SC-2, is an acidic solution which is made by mixing hydrochloric acid and hydrogen peroxide. This solution is used to perform an ionic clean and remove metallic particles from the wafer, which come from using metallic tweezers to handle them. Both solutions are diluted in deionized water and are supposed to be heated to about 75 degrees Celsius before the wafers are submerged in them. After preparing the two solutions the wafers are first placed in the SC-1 tub with the ammonium hydroxide. Then, after waiting 15 minutes for the wafers to be fully cleaned by the basic solution, the wafers are briefly placed in a tub of dilute hydrofluoric acid and then rinsed in the cascade rinse tub. Then the wafers are placed in the SC-2 tub with the hydrochloric acid and once again rinsed in the cascade rinse tub. Finally, once the wafers have been exposed to both solutions for the cleaning process the wafers still need to be dried. They are placed in the spin rinser and dryer machine so that all water droplets are removed for the next processing stage in a way that does not damage the wafers. Wet Oxidation After measuring the doping concentration of our n-doped silicon wafers, and performing the standard clean process, we were finally able to start doing the wet oxidation process. The first step we underwent was to perform the calculations to determine the amount of time we needed to place the wafers in the 1100 degrees Celsius furnace for in order to create an oxide layer of a certain desired thickness. This calculation work is done and shown on a scanned copy of our handwritten work, which can be found in the Appendix section of this document, which gave us the following time value for the wet oxidation process: min We used the equations to actually calculate this amount of time, but looking at the graph for the wet oxidation process for 1100 degrees Celsius and a desired thickness of 0.25 micrometers, we can see that this amount of time can also be verified, approximately, by considering the curve drawn on this graph, giving us somewhere around 0.2 hours:
4 To grow the oxide we placed the wafers in long, thin ovens that had just enough room for our 3-inch wafers in their quartz boat carriers. After we set the temperature for these furnaces to their standby states of 800 degrees Celsius with 1 standard liter per minute of dry Nitrogen gas we gently loaded our wafers into the furnace. This loading and pushing process took a relatively long amount of time because we had to enter the wafers into the center of the furnace slowly using the long push rod and sliding them in at a rate of about 12 inches per minute. So, because the furnace was about 5 feet long, this process took about 5 minutes. The reason we had to enter our wafers so slowly into the furnace was because of the large temperature difference we were subjecting them to from room temperature to the 800 degrees Celsius in the center of the furnace. If the wafers increase in temperature too quickly they become more likely to shatter, the same way that glass can crack and shatter if its temperature changes too quickly. After the wafers were loaded we then had to ramp up the temperature again to be our desired temperature for the wet oxidation process. Thus, we set the furnace to 1100 o C and waited for the oven to reach the proper temperature. While the furnace was heating to this temperature, we also turned on the bubbler, which heats the water to almost boiling, reaching a 98 degrees Celsius. The bubbler was set to allow 200 ccm of nitrogen gas to flow through it. This water in the bubbler is the water used for the wet oxidation process, and before starting this process, we wanted to wait for the bubbler to increase its temperature to almost 96 degrees Celsius at least, since there was a plus-or-minus 2 degrees from the desired temperature for the acceptable range. Because our bubbler was taking a surprisingly long time to get to this minimum 96 degrees Celsius, once it had reached a temperature of 95.7 degrees Celsius, our lab TA said that this was close enough and that we could proceed with the wet oxidation process after all, so we started the process even though we had not quite met the 96 degrees Celsius minimum. Once the water was hot enough, to start the wet oxidation process, we had to flip a switch that would send the nitrogen gas and steam mixture into the furnace tube where our wafers were
5 to start the oxidation process. Waiting for the calculated amount of time, which we did at the beginning of the lab, after minutes (or 12 minutes and 15 seconds), we stopped the oxidation process by flipping the switch back so that only dry nitrogen gas was allowed to flow into the furnace tube. After turning off the bubbler and shutting off the flow of nitrogen, we ramped the furnace temperature back down to 600 o C, and left our wafers in the furnace overnight to be removed the next day by the next lab group. These details of our wet oxidation process are also presented in scanned page the process traveler sheet entitled Field Oxidation. Results Overall the first lab seemed to go relatively smoothly. We calculated the amount time we needed to expose the wafers in the 1100-degree Celsius furnace, double-checked these calculations before proceeding, and in general there were no notable problems we ran into during the lab. However, we obtained interesting results for our oxide layer, which we also attempt to explain the cause of in this section. During the next lab period we were to check the oxide thicknesses for the silicon wafers, and see the results of the work we had done from the field oxidation process the week before. To check the oxide thickness, we had to use a device in the back of the lab room which was created by a company called Filmetrics. This device uses known optical properties, like the refractive index of a specific wavelength of light for specific materials, and measures the amount of reflectance of this shined light in order to determine the thickness of our oxide layer. Thus, when using the Filmetrics machine, we set the machine to determine the thickness for the following setup: Top material - Air Middle material - Silicon dioxide Bottom material - Silicon ( about 380 micrometers in thickness ) So, knowing the optical properties of a specific wavelength of light through air, silicon dioxide, and silicon, the Filmetrics device, using a complicated equation, can determine the thickness of
6 the silicon dioxide by looking at the amount of reflectance from the light. Indeed, based on the reflectance value that the Filmetrices devices sees, we can get many different possible values for the thickness of the oxide, since the reflectance, which is a function of the thickness of the oxide, tends to repeat itself as the thickness of the oxide layer increases. Giving the Filmetrics device an approximate thickness, which is our goal of 250 nanometers for our oxide, the device is able to determine the most likely oxide thickness based on the reflectance value it measures. You can observe this repetition in the function for one of the graphs we obtained from the Filmetrics machine for one of our measurements: When doing this process, we measured one of our test wafers using a 4-by-4 wafer mapping of the oxide thickness for the first test wafer. Then for the other three test wafers, we only measured 1 point in the center of the wafer. For the measurements we got of the wafer mapping, we got the following values for our oxide thicknesses, in nanometers: nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm nm
7 For the other test wafers, we did not perform a mapping, like did we the first one, and we simply measured the thickness of the oxide in the center of the wafer. Doing this, we obtained the following results: Test Wafer 2: Test Wafer 3: Test Wafer 4: nm nm nm Looking at these results from our measurements, we found we had grown far more oxide than we had intended. We had meant to grow 250 nm, but we had grown between and nm, averaging to nm of oxide. Asking our lab TA, Liang, about why this might have occurred he said that he thought the furnaces may have been hotter than what we were setting them to. So, even though we set our furnace to be at 1100 degrees Celsius and we used this temperature to calculate the amount of time we had to put the wafers in the furnace, it is possible that the furnace was at a higher temperature than what we were expecting. However, even though our oxide is significantly thicker than what we were expecting our lab TA said this difference should not be a critical concern, for it will not prevent our CyMOS devices from being functional ones. Appendix Here is the hand-written results we obtained from our calculators for calculating the amount of time we needed to perform the wet oxidation process for a desired thickness of 250 nanometers in a furnace at 1100 degrees Celsius:
8 Here were the measurements we obtained from doing the four-point probe technique in order to determine the resistivity of our wafers and, from that measurement, the doping concentration of the phosphorus n-type dopant:
9 Here is the filled-out lab sheet of our process traveler, describing the characteristics of our silicon wafers before we began any processing of them:
10 Here is the sheet of our process traveler describing the details of the steps we went through for the field oxidation processing of our wafers, which was done in this lab session:
EE432/532 CYMOS PROCESS PWELL LITHOGRAPHY AND DIFFUSION
EE432/532 CYMOS PROCESS PWELL LITHOGRAPHY AND DIFFUSION [Document subtitle] GROUP 4 GROUP 4 (TUESDAY AFTERNOON) GROUP LEADER: ANDREW MCNEIL GROUP MEMBERS: WENG HOONG LOO MARIO PEREZ ZHIHAO LIAO LAB INSTRUCTOR
More informationEE 432/532 CyMOS process PWELL Lithography & Diffusion Feb 24, 2016
EE 432/532 CyMOS process PWELL Lithography & Diffusion Feb 24, 2016 Friday Afternoon Group Brady Koht Sebastian Roe Peter Bonnie Joseph Wickner Lab Instructor Yunfei Zhao 1. Overview Now that a Field Oxide
More informationEE 432/532 Field oxide CyMOS process Jan. 24, 2017
EE 432/532 Field oxide CyMOS process Jan. 24, 2017 Group 5 Trevor Brown Michael Miller Xi Zhu David Orona 1. Overview Lab instructor Le Wei An electronic wafer is a thin slice of semiconductor material
More informationReport 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers
Aaron Pederson EE 432 Lab Dr. Meng Lu netid: abp250 Lab instructor: Yunfei Zhao Report 1 A. Overview The goal of this lab is to go through the semiconductor fabrication process from start to finish. This
More informationLab 2: PWELL Lithography and Diffusion
Brandon Baxter, Robert Buckley Lab Instructor: Liang Zhang Course Instructor: Gary Tuttle EE 432-532 Due: February 23, 2017 Lab 2: PWELL Lithography and Diffusion 1. Overview The purpose of this lab was
More informationEE 432 CyMOS process PWELL Photolithography and Diffusion Feb. 23th 2017
1 EE 432 CyMOS process PWELL Photolithography and Diffusion Feb. 23th 2017 Group III Jake Asmus (Leader) John Guss Shengliang Liu Xin Chen Lab instructor Matt Weinstein 2 Overview With the field oxide
More informationThermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making
Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO (glass) Major factor in making Silicon the main semiconductor Grown at high temperature in
More informationCyMOS process Spring 2016 Iowa State University
CyMOS process Spring 2016 Iowa State University Start Date Starting Material Orientation: Dopant: Resistivity: Ω cm Doping Concentration: cm 3 Diameter: inch Thickness: µm Lot Identification: Wafer Count
More informationReport 2. Aaron Pederson EE 432 Lab Dr. Meng Lu netid: abp250 Lab instructor: Yunfei Zhao. Steps:
Aaron Pederson EE 432 Lab Dr. Meng Lu netid: abp250 Lab instructor: Yunfei Zhao Report 2 A. Overview This section comprised of source and drain construction for the NMOS and PMOS. This includes two different
More informationWafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Wafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/~lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604
More informationLab #2 Wafer Cleaning (RCA cleaning)
Lab #2 Wafer Cleaning (RCA cleaning) RCA Cleaning System Used: Wet Bench 1, Bay1, Nanofabrication Center Chemicals Used: H 2 O : NH 4 OH : H 2 O 2 (5 : 1 : 1) H 2 O : HF (10 : 1) H 2 O : HCl : H 2 O 2
More informationWhy silicon? Silicon oxide
Oxidation Layering. Oxidation layering produces a thin layer of silicon dioxide, or oxide, on the substrate by exposing the wafer to a mixture of highpurity oxygen or water at ca. 1000 C (1800 F). Why
More informationDiffusion/Anneal SOP Page 1 of 12 Revision
Diffusion/Anneal SOP Diffusion/Anneal SOP Page 1 of 12 1 Scope 1.1 This document provides the procedures and requirements to introduce and/or drive dopants into silicon using the Canary furnace. 2 Table
More informationDocument version 1.1 September 2012
Tool Identifier Boron, Phosphorous diffusion furnaces Document version 1.1 September 2012 Documented by Karthick Murukesan SAMPLE PREQUIREMENT: Sample should be either RCA cleaned or Piranha cleaned before
More informationProcessing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur
Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur Lecture - 35 Oxidation I (Refer Slide Time: 00:24) Today s topic of
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More informationThis Appendix discusses the main IC fabrication processes.
IC Fabrication B B.1 Introduction This Appendix discusses the main IC fabrication processes. B.2 NMOS fabrication NMOS transistors are formed in a p-type substrate. The NMOS fabrication process requires
More informationProTemp Furnace SOP Page 1 of 15 Revision Scope 1.1 This SOP provides instructions to operate the ProTemp Atmospheric Furnaces.
ProTemp urnace OP ProTemp urnace OP Page 1 of 15 1 cope 1.1 This OP provides instructions to operate the ProTemp Atmospheric urnaces. 2 Table of Contents 1 cope... 1 2 Table of Contents... 1 3 Reference
More informationEXPERIMENT 15 FREEZING POINT: A COLLIGATIVE PROPERTY OF SOLUTIONS
EXPERIMENT 15 FREEZING POINT: A COLLIGATIVE PROPERTY OF SOLUTIONS INTRODUCTION Scientists seldom work alone today. Instead they work in teams on projects, sharing the labor of carrying out the experiments
More informationMore on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide
More on oxidation Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide EE 432/532 oxide measurements, etc 1 Oxidation systems silicon
More informationHOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:
HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,
More informationSemiconductor Technology
Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................
More informationEE 457 : Multilayer Devices
March 1, 2010 EE 457 : Multilayer Devices by prepared for: Prof. K. Westra M. Mohammed EE 457: Multilayer Devices Objectives...1 Process Flow...1 1.Cleaning...1 2.Thermal Oxidation...1 3.Aluminum Sputtering...1
More informationModule 1 and 2 Report
Module 1 and 2 Report Interdisciplinary Microelectronics Processing Lab Group D Jaimie Stevens, Erich P. Meinig, Adam Longoria, Emily Makoutz, Ben Timmer Date: February 10, 2015 Abstract This report details
More informationA Cycle of Copper Reactions
EXPERIMENT A Cycle of Copper Reactions PURPOSE To demonstrate a series of copper reactions: starting with copper metal, oxidizing the metal to put it into solution and then, form a copper hydroxide, an
More informationCopper Odyssey. Chemical Reactions of Copper
Name Lab Partner(s) Copper Odyssey Chemical Reactions of Copper Date Period Elemental copper metal will be converted into copper (II) ion and then brought through a series of compound conversions until
More informationSilicon Wafers: Basic unit Silicon Wafers Basic processing unit 100, 150, 200, 300, 450 mm disk, mm thick Current industrial standard 300 mm
Silicon Wafers: Basic unit Silicon Wafers Basic processing unit 100, 150, 200, 300, 450 mm disk, 0.5-0.8 mm thick Current industrial standard 300 mm (12 inches) Most research labs 100, 150 mm wafers (ours
More informationEtching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference
Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Need strong selectivity from masking
More informationMostafa Soliman, Ph.D. May 5 th 2014
Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. 1 Basic MEMS Processes Front-End Processes Back-End Processes 2 Mostafa Soliman, Ph.D. Wafers Deposition Lithography Etch Chips 1- Si Substrate
More informationNitride Deposition SOP Page 1 of 14 Revision
Nitride Deposition SOP Nitride Deposition SOP Page 1 of 14 1 Scope 1.1 This document provides the procedures and requirements to deposit silicon nitride films, using the Canary LPCVD furnace. 2 Table of
More informationMICROCHIP MANUFACTURING by S. Wolf
MICROCHIP MANUFACTURING by S. Wolf Chapter 13: THERMAL- OXIDATION of SILICON 2004 by LATTICE PRESS Chapter 13: THERMAL-OXIDATION of SILICON n CHAPTER CONTENTS Applications of Thermal Silicon-Dioxide Physical
More informationDEPARTMENT OF MECHANICAL SCIENCE AND ENGINEERING UNIVERSITY OF ILLINOIS. ME498 PV Class. Laboratory Manual on Fundamentals of Solar Cell Manufacturing
DEPARTMENT OF MECHANICAL SCIENCE AND ENGINEERING UNIVERSITY OF ILLINOIS ME498 PV Class Laboratory Manual on Fundamentals of Solar Cell Manufacturing Prepared by Bruno Azeredo, and Dr. Elif Ertekin 9/21/2013
More informationFabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB
Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon
More informationBasic&Laboratory& Materials&Science&and&Engineering& Etching&of&Semiconductors&
! Basic&Laboratory&! Materials&Science&and&Engineering& Etching&of&Semiconductors& M104&!!!as!of:!31.10.2013!! Aim: To gain a basic understanding of etching techniques, characterization, and structuring
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:
ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: Fabrication of p-n junctions Contact Potential Things you should know when you leave Key Questions What are the necessary steps to fabricate
More informationCS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing
CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make
More informationColorado School of Mines PHGN/CHGN 435. Modules 1 and 2. Authors: Garrick Johnson Trevor Haak Carl DuBois Ethan Palay
Colorado School of Mines PHGN/CHGN 435 Modules 1 and 2 Authors: Garrick Johnson Trevor Haak Carl DuBois Ethan Palay February 10, 2015 1 Introduction and Background Integrated circuits are an integral part
More informationVLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras
VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 32 IC BJT - From junction isolation to LOCOS So, by now, we have completed all
More informationHigh Aspect Ratio Silicon Wire Array Photoelectrochemical Cells
S1 Supporting Information High Aspect Ratio Silicon Wire Array Photoelectrochemical Cells James R. Maiolo III, Brendan M. Kayes, Michael A. Filler, Morgan C. Putnam, Michael D. Kelzenberg, Harry A. Atwater*,
More informationBuffered Oxide Etch STANDARD OPERATING PROCEDURE
Buffered Oxide Etch STANDARD OPERATING PROCEDURE TABLE OF CONTENTS: 1. SUMMARY..2 2. INTRODUCTION...3 3. LOCATION OF EQUIPMENT, ACCESSORIES, TOOLS AND SUPPLIES.4 4. PERSONAL SAFETY EQUIPMENT...5 5. MATERIAL
More informationVLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris
VLSI Lecture 1 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Based on slides of David Money Harris Goals of This Course Learn the principles of VLSI design Learn to design
More informationAll fabrication was performed on Si wafers with 285 nm of thermally grown oxide to
Supporting Information: Substrate preparation and SLG growth: All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to aid in visual inspection of the graphene samples. Prior
More informationChapter 2 MOS Fabrication Technology
Chapter 2 MOS Fabrication Technology Abstract This chapter is concerned with the fabrication of metal oxide semiconductor (MOS) technology. Various processes such as wafer fabrication, oxidation, mask
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More informationPDS Products PRODUCT DATA SHEET. BN-975 Wafers. Low Defect Boron Diffusion Systems. Features/Benefits BORON NITRIDE
Low Defect Boron Diffusion Systems The purpose of the hydrogen injection process is to increase die yield per wafer. This is accomplished because the effects associated with the hydrogen injection process.
More informationOcean Water. Evaluation copy
Ocean Water Experiment 12 If you were to view the planet Earth from space, you would see that most of its surface is covered by water. Most of this is ocean water that cannot be consumed. Why can t ocean
More informationCMOS LAB MANUAL CMOS LAB MANUAL
CMOS LAB MANUAL 2011 CMOS LAB MANUAL This manual was designed for use with the Montana Microfabrication Facility at MSU. The intention of the manual is to provide lab users and MSU students with a complete
More informationIntroduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design
Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each
More informationTHE USE OF MICROWAVE TECHNOLOGY FOR DRY ASHING PROCEDURES. by S. E. Carr and C. R. Moser. CEM Corporation, Matthews, North Carolina.
THE USE OF MICROWAVE TECHNOLOGY FOR DRY ASHING PROCEDURES by S. E. Carr and C. R. Moser CEM Corporation, Matthews, North Carolina March 1991 Presented at the 1991 Pittsburgh Conference and Exposition on
More informationCOPPER CYCLE EXPERIMENT 3
COPPER CYCLE EXPERIMENT 3 INTRODUCTION One simple way to state the aim of chemistry is: The study of matter and its transformations. In this experiment, a copper sample will appear in five different forms
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationSemiconductor Device Fabrication Study
Proceedings of The National Conference on Undergraduate Research (NCUR) 2003 University of Utah, Salt Lake City, Utah March 13-15, 2003 Semiconductor Device Fabrication Study Tsung-Ta Ho and Michael R.
More informationExperiment 1 MOLAR MASS DETERMINATION BY FREEZING POINT DEPRESSION
1 Experiment 1 MOLAR MASS DETERMINATION BY FREEZING POINT DEPRESSION Whenever a substance is dissolved in a solvent, the vapor pressure of the solvent is lowered. As a result of the decrease in the vapor
More informationIntroduction to Cleanroom
ECE 541/ME 541 Microelectronic Fabrication Techniques MW 4:00-5:15 pm, Taft Hall 204 Introduction to Cleanroom Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Semiconductor manufacture particulate
More informationMicroelectronic Device Instructional Laboratory. Table of Contents
Introduction Process Overview Microelectronic Device Instructional Laboratory Introduction Description Flowchart MOSFET Development Process Description Process Steps Cleaning Solvent Cleaning Photo Lithography
More informationScreen Printing of Highly Loaded Silver Inks on. Plastic Substrates Using Silicon Stencils
Supporting Information Screen Printing of Highly Loaded Silver Inks on Plastic Substrates Using Silicon Stencils Woo Jin Hyun, Sooman Lim, Bok Yeop Ahn, Jennifer A. Lewis, C. Daniel Frisbie*, and Lorraine
More informationEE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9
Issued: Tuesday, Nov. 11, 2014 PROBLEM SET #9 Due: Wednesday, Nov. 19, 2010, 8:00 a.m. in the EE 143 homework box near 140 Cory 1. The following pages comprise an actual pwell CMOS process flow with poly-to-poly
More informationChapter 4. UEEP2613 Microelectronic Fabrication. Oxidation
Chapter 4 UEEP2613 Microelectronic Fabrication Oxidation Prepared by Dr. Lim Soo King 24 Jun 2012 Chapter 4...113 Oxidation...113 4.0 Introduction... 113 4.1 Chemistry of Silicon Dioxide Formation... 115
More informationFabrication Technology
Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski
More informationEE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 2 MARK QUESTIONS WITH ANSWERS UNIT I IC FABRICATION
SRI VENKATESWARA COLLEGE OF ENGINEERING AND TECHNOLOGY TIRUPACHUR DEPARTMENT OFELECTRICAL AND ELECTRONICS ENGINEERING EE6303 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS 1. Define an Integrated circuit.
More informationIntroduction to Green Chemistry: Solar Energy Devices Made with Natural Dyes
Introduction Introduction to Green Chemistry: Solar Energy Devices Made with Natural Dyes In the course of your lifetime, you have observed significant dependence of the economy on hydrocarbon-based fuels.
More information2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:
STEP 0.00 - PHOTOMASK #0- ZERO LEVEL MARKS Starting materials is n-type silicon (5-10 ohm-cm). Add four test wafers labeled T1-T4. T1 and T2 will travel with the device wafers and get all of the processing
More informationIncreased Yield Using PDS Products Grade BN-975 with Hydrogen Injection
Increased Yield Using PDS Products Grade BN-975 with Hydrogen Injection Technical Bulletin The purpose of the hydrogen injection process is to increase die yield per wafer. This is accomplished because
More informationH N 2. Decolorizing carbon O. O Acetanilide
Experiment 1: Recrystallization of Acetanilide Reading Assignment Mohrig 2 4 (Glassware, Reagents, & Heating) & 14 15 (Melting Point & Recrystallization) The purification of organic compounds is a tedious,
More information4. Thermal Oxidation. a) Equipment Atmospheric Furnace
4. Thermal Oxidation a) Equipment Atmospheric Furnace Oxidation requires precise control of: temperature, T ambient gas, G time spent at any given T & G, t Vito Logiudice 34 4. Thermal Oxidation b) Mechanism
More informationMEMS LAB MANUAL. Matthew Leone Todd Kaiser Montana State University. Special Thanks to: Andy Lingley Brad Pierson Phil Himmer
MEMS LAB MANUAL 2007 A complete description of the fabrication sequence for piezoresistive MEMS sensors. This manual was designed for use with the Montana Microfabrication Facility at MSU. Special Thanks
More informationTotal Points = 110 possible (graded out of 100)
Lab Report 1 Table of Contents 1. Profiles & Layout (9 Points) 2. Process Procedures (20 points) 3. Calculations (36 Points) 4. Questions (35 Points) 5. Bonus Questions (10 Points) Total Points = 110 possible
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationOxidation Part 1. By Christopher Henderson
Oxidation Part 1 By Christopher Henderson In this new series, we will discuss the subject of oxidation. Oxidation is a key aspect of the semiconductor process. The fact that one can easily grow an oxide
More informationSupporting Information
Supporting Information Controlling the Response of Color Tunable Poly (N-Isopropylacrylamide) Microgel-Based Etalons with Hysteresis Liang Hu a and Michael J. Serpe*,a a Department of Chemistry,University
More information3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005
3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss the
More informationA Nano-thick SOI Fabrication Method
A Nano-thick SOI Fabrication Method C.-H. Huang 1, J.T. Cheng 1, Y.-K. Hsu 1, C.-L. Chang 1, H.-W. Wang 1, S.-L. Lee 1,2, and T.-H. Lee 1,2 1 Dept. of Mechanical Engineering National Central University,
More informationCMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook
CMOS Fabrication Dr. Bassam Jamil Adopted from slides of the textbook CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different
More informationSemiconductor device fabrication
REVIEW Semiconductor device fabrication is the process used to create the integrated circuits (silicon chips) that are present in everyday electrical and electronic devices. It is a multiplestep sequence
More informationDoping and Oxidation
Technische Universität Graz Institute of Solid State Physics Doping and Oxidation Franssila: Chapters 13,14, 15 Peter Hadley Technische Universität Graz Institute of Solid State Physics Doping Add donors
More informationiafor The International Academic Forum
IPA Free Texturization Process for Monocrystalline Silicon Solar Cells by PTFE Mask Thipwan Fangsuwannarak, Suranaree University of Technology, Thailand The Asian Conference on Sustainability, Energy and
More informationAll Silicon Electrode Photo-Capacitor for Integrated Energy Storage and Conversion
Supporting Information All Silicon Electrode Photo-Capacitor for Integrated Energy Storage and Conversion Adam P. Cohn 1,, William R. Erwin 3,,, Keith Share 1,2, Landon Oakes 1,2, Andrew S. Westover 1,2,
More informationUNIVERSITY OF CAMBRIDGE INTERNATIONAL EXAMINATIONS International General Certificate of Secondary Education
UNIVERSITY OF CAMBRIDGE INTERNATIONAL EXAMINATIONS International General Certificate of Secondary Education *7543066519* CO-ORDINATED SCIENCES 0654/05 Paper 5 Practical Test May/June 2007 2 hours Candidates
More informationTANOS Charge-Trapping Flash Memory Structures
TANOS Charge-Trapping Flash Memory Structures A Senior Design by Spencer Pringle 5/8/15 Table of Contents Motivation Why Charge-Trapping Flash (CTF)? Charge-Trapping vs. Floating Gate Electronically-Erasable
More informationSemiconductor Device Fabrication
5 May 2003 Review Homework 6 Semiconductor Device Fabrication William Shockley, 1945 The network before the internet Bell Labs established a group to develop a semiconductor replacement for the vacuum
More informationPlasma-Enhanced Chemical Vapor Deposition
Plasma-Enhanced Chemical Vapor Deposition Steven Glenn July 8, 2009 Thin Films Lab 4 ABSTRACT The objective of this lab was to explore lab and the Applied Materials P5000 from a different point of view.
More informationEE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:
INSTRUCTIONS Read all of the instructions and all of the questions before beginning the exam. There are 5 problems on this Final Exam, totaling 143 points. The tentative credit for each part is given to
More informationAn optimization study on the anisotropic TMAH wet etching of silicon (100)
International Journal of Material Science Innovations (IJMSI) 1 (3): 115-123, 2013 ISSN: 2289-4063 Academic Research Online Publisher Research Article An optimization study on the anisotropic TMAH wet
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication
More informationTemperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes
7/1/010 EE80 Solar Cells Todd J. Kaiser Flow of Wafer in Fabrication Lecture 0 Microfabrication A combination of Applied Chemistry, Physics and ptics Thermal Processes Diffusion & xidation Photolithograpy
More informationPresented at the 28th European PV Solar Energy Conference and Exhibition, 30 Sept October 2013, Paris, France
A NOVEL APPROACH TO HIGH PERFORMANCE AND COST EFFECTIVE SURFACE CLEANING FOR HIGH EFFICIENCY SOLAR CELLS A. Moldovan 1A, M. Zimmer 1, J.Rentsch 1, B.Ferstl 2, S.Rajagopalan 2, S.Thate 2, J.Hoogboom 2,
More informationHow To Write A Flowchart
1 Learning Objectives To learn how you transfer a device concept into a process flow to fabricate the device in the EKL labs You learn the different components that makes up a flowchart; process blocks,
More informationDesign & Fabrication of a High-Voltage Photovoltaic Cell. Jennifer Felder
SLAC-TN-12-021 Design & Fabrication of a High-Voltage Photovoltaic Cell Jennifer Felder Office of Science, Science Undergraduate Laboratory Internship (SULI) North Carolina State University SLAC National
More informationthe surface of a wafer, usually silicone. In this process, an oxidizing agent diffuses into the wafer
Analysis of Oxide Thickness Measurement Techniques of SiO2: Nanometrics Nanospec Reflectometer and Color Chart Eman Mousa Alhajji North Carolina State University Department of Materials Science and Engineering
More informationKGC SCIENTIFIC Making of a Chip
KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process
More informationPREPARATION & ANALYSIS OF AN IRON COORDINATION COMPOUND PART A: PREPARATION OF AN IRON COORDINATION COMPOUND
Chemistry 112 PREPARATION & ANALYSIS OF AN IRON COORDINATION COMPOUND PART A: PREPARATION OF AN IRON COORDINATION COMPOUND A. INTRODUCTION In this experiment you will synthesize the iron coordination compound,
More informationDOWNLOAD PDF CYCLE OF COPPER REACTIONS
Chapter 1 : Copperâ chlorine cycle - Wikipedia CYCLE OF COPPER REACTIONS. PURPOSE: The goal of the experiment is to observe a series of reactions involving copper that form a cycle and calculate the percent
More informationOPTIMIZATION OF A FIRING FURNACE
OPTIMIZATION OF A FIRING FURNACE B. R. Olaisen, A. Holt and E. S. Marstein Section for Renewable Energy, Institute for Energy Technology P.O. Box 40, NO-2027 Kjeller, Norway email: birger.retterstol.olaisen@ife.no
More informationUniversity of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination
University of Texas Arlington Department of Electrical Engineering Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination Fall 2012 November 17, 2012 Question # 1 2 3 To be filled by
More informationEE143 Microfabrication Technology Fall 2009 Homework #2 - Answers
EE143 Microfabrication Technology Fall 2009 Homework #2 - Answers Note: If you are asked to plot something on this homework or any future homework, make an accurate plot using Excel, Matlab, etc., with
More informationDow Corning WL-5150 Photodefinable Spin-On Silicone
Dow Corning WL-515 Photodefinable Spin-On Silicone Properties and Processing Procedures Introduction Dow Corning WL-515 is a silicone formulation which can be photopatterned and cured using standard microelectronics
More informationLab IV: Electrical Properties
Lab IV: Electrical Properties Study Questions 1. How would the electrical conductivity of the following vary with temperature: (a) ionic solids; (b) semiconductors; (c) metals? Briefly explain your answer.
More information