A New Liquid Precursor for Pure Ruthenium Depositions. J. Gatineau, C. Dussarrat
|
|
- Melvyn Morris
- 6 years ago
- Views:
Transcription
1 1.1149/ , The Electrochemical Society A New Liquid Precursor for Pure Ruthenium Depositions J. Gatineau, C. Dussarrat Air Liquide Laboratories, Wadai 28, Tsukuba city, Ibaraki Prefecture, , JAPAN High purity ruthenium films were deposited using a new metal organic precursor, dubbed CHORUS. This liquid precursor is very volatile and is delivered without the addition of solvents to the reaction system. CHORUS enables to deposit ruthenium films from temperature as low as 25 C using hydrogen as a reducing co-reactant in Chemical Vapor Deposition (CVD) mode. This new process is characterized by the high purity of the obtained ruthenium films, the non-oxidation of the sub-layer during the process, the good adherence to many kinds of substrates and the absence of incubation time. Introduction Ruthenium is of potential interest for next generation devices in applications such as metal electrode in FeRAM and DRAM memory devices and seed layers, which acts as a glue layer for copper. Ruthenium has a suitable work function for metal electrode and, compared to other noble metals, it has a high melting point and will thus easily support the stringent conditions encountered during the process, its oxide is conductive, meaning that potential oxygen diffusion from adjacent materials or processes will not affect its properties of the device, and it can be easily etched by dry technique. It can also be used as a seed layer for copper electroplating, if the process allows deposition of ruthenium films without oxidizing the metal nitride barrier sub-layer (usually TaN). Numerous works has been conducted in order to develop appropriate ruthenium precursors, whether for ruthenium and/or ruthenium oxide depositions. A quick look at the existing literature enables us to see that many families of precursors were assessed: β- diketonate, inorganic, carbonyl, olefin, cyclodienyl among the most used types of ligands (1-5). Regardless of the type of family they belong to, many kinds of precursors are reported to give depositions of good quality, but some interface oxidation and adhesion issues, as well as long incubation times are faced in these processes (1). Another main drawback of the ruthenium precursors is their relatively low vapor pressure (.25 Torr at 85 C for Ru(EtCp) 2 ) (6). Moreover, the impurity content, in the film or at its interface with the sub-layer, of carbon and oxygen, coming from the precursor itself and also from the reactant gas O 2, can be relatively high (7, 8). Finally, issues with the poor adhesion and the non-uniformity of the films even on flat surfaces are faced (9). This work aims to present a new precursor that solves many of these problems. It is a highly volatile liquid precursor, named CHORUS, which is very reactive in thermal processing. Ruthenium depositions are obtained without incubation time in Low Pressure CVD (LPCVD) mode using hydrogen as the only co-reactant. This precursor enables us to deposit metallic films with very low oxygen content in the film as well as at the interface with the sub-layer. 33
2 Experimental For the characterization of the material, we estimated the freezing point of the molecule by soaking a glass ampoule of CHORUS in a bath whose temperature was controlled. We also performed NMR (JEOL, JNR-ECA) and isothermal curve of vaporization analyses, using a TG-DTA apparatus at atmospheric pressure under nitrogen environment (Seiko Instruments). From these data, we concluded that the vapor pressure of the precursor was high enough to allow the delivery of its vapors to the reaction chamber by using the bubbling method. Low concentration hydrogen (less than 2%) was used as a reducing agent. Nitrogen or helium was used as carrier and dilution gas. Films were deposited in a cold-wall type furnace equipped with a 4 inch heating chuck. Downstream to the pump, a butterfly valve enabled to set the pressure in the reaction furnace in the range of.1-1 Torr. The ruthenium films were mainly deposited on silicon oxide wafers. Some tests were also performed onto tantalum nitride substrates. The films were analyzed by an Auger Electron Spectrometer (Perking Elmer, PHI 65), allowing in depth profile monitoring. The thickness of the films was measured by an EDX instrument (EDX-HS, Shimadzu). Results and discussion CHORUS is a yellow liquid which was designed and synthesized by Air Liquide. Its melting point is less than -5 C. An ampoule of the precursor was soaked for a few hours in a low melting point liquid whose temperature was set at -5 C and even though its viscosity appeared higher, it did not solidify. For comparison purposes, the same test was performed with water, which froze in less than three minutes. Isothermal curve of vaporization analyses of CHORUS were performed and precious information were deduced. First of all, when the precursor is heated at a constant temperature of C, as presented in Figure 1, it vaporizes entirely, without leaving residues, at a rate of.14 mg/min. Due to apparatus constraints, the precursor had to be exposed to air before the analysis. The absence of residues indicates that no reactions occur between air and the precursor for a short period of time. Mass loss (%) Time (mn) Figure 1. Isothermal curve of vaporization of CHORUS at C, under nitrogen atmosphere (flow rate of nitrogen: 2 ml/min, initial weight: 31 mg). 34
3 Ruthenium films were obtained from temperature as low as 25 C in CVD mode using hydrogen as a co-reactant. The inner pressure of the reactor was set at.5 Torr. While the bubbler of CHORUS was set at a temperature of 1 C, a deposition rate of nm/min was obtained in the transport-limited state, as measured by EDX. The ruthenium films deposited on silicon oxide and tantalum nitride substrates showed good adhesion, as verified by Scotch tape peeling tests. The purity of the obtained films was assessed by Auger spectrometry analyses. As shown in Figure 2, oxygen is not present in the film. Analyses by SIMS are now being performed to verify the results and data will be published in a future paper. During the reaction-rate limited regime, the deposition rate increases with the temperature. We used these data to estimate the energy of activation of the CHORUS process on silicon oxide substrates. The deposition rates expressed in nm/min as a function of the inverse of the temperature are shown in Figure 3. Applying the Arrhenius equation to the trend line leads to an activation energy of.44 ev, which is relatively low for a ruthenium precursor, proving the reactivity of this precursor. As a comparison, the activation energy of Ru(EtCp) 2 on Si substrates in CVD mode is.95 ev, and values as high as 1.4 ev on SiO 2 /Si wafers have been reported (6,8). O Si Ru Atomic concentration (%) Assessed thickness (nm) Figure 2. Auger in-depth profile of a ruthenium film obtained from CHORUS (35 C.25 Torr 15 min). Deposition rate (nm/min) 1 1 y = 26643e -5.91x R 2 = /T [1/K] Figure 3. Assessment of the activation energy of ruthenium films deposited from CHORUS in CVD mode onto SiO 2 substrates. Ruthenium processes usually face major problems with formation delays. Such phenomenon, referred to as incubation time, can reach tens of minutes in CVD mode or hundreds of cycles in ALD mode (1, 1). Films were deposited in CVD mode with CHORUS on two types of substrates that were selected as representative of the kind of 35
4 layers on which ruthenium films may be deposited on. For transistor applications, metaloxide materials may be used as gate dielectric and ruthenium may be deposited on their top as a metal gate. Silicon oxide was chosen as a representative of this application. For back-end of line applications, a barrier layer and a seed layer for copper ECD are expected to be used between the low dielectric material and copper. Ruthenium is an attractive material for the seed layer material whereas metal-nitride films will be used as barrier material. A substrate of tantalum nitride was chosen to represent this application. The ruthenium films were deposited at 35 C, the inner pressure in the reaction system being set to.5 Torr. The films were deposited simultaneously on both substrates for experiments performed during 5, 1, 2 and 3 minutes. A complementary test was performed on silicon oxide alone during minutes. As presented in Figure 4, the process exhibits a constant deposition rate, with the trend line crossing the x-axis close to the origin, on both silicon oxide and tantalum nitride substrates. It means that the process using CHORUS as a ruthenium precursor enables to deposit films with negligible incubation time whatever the substrate. Estimated thickness (nm) 2 y = 1.5x R 2 =.998 SiO2 TaN y = 1.52x -.82 R 2 = Deposition time (mn) Figure 4. Thickness evolution vs. deposition time on SiO 2 and TaN substrates (CVD 35 C -.5 Torr). Conclusion Ruthenium films were successfully deposited at low pressure in CVD mode with a new metal organic precursor, dubbed CHORUS. This molecule evaporates at C without leaving particles, even after exposure to air. The use of this liquid and volatile precursor, when reacted with hydrogen, enables to obtain highly pure ruthenium films from 25 C in a cold wall type reaction furnace. Deposition rates close to 2 nm/min were obtained while the material was kept at 1 C. The absence of incubation time was confirmed on both silicon oxide and tantalum nitride sub-layers. The good adhesion of the ruthenium films was confirmed by Scotch tape tests. The characteristics of the material as well as the properties of the deposited films mean that CHORUS is a promising MOCVD precursor for ruthenium depositions. References 1. T. Shibutami, K. Kawano, N. Oshima, S. Yokoyama, H. Funakubo, J. Electrochem. Soc., 6, 9 (199). 2. M. L. Green, M. E. Gross, L. E. Papa, K. J. Schnoes, and D. Brasen, J. Electrochem. Soc., 132, 11 (1985). 36
5 3. J. Gatineau and C. Dussarrat, Microelectronic Engineering, 83, (199). 4. J. H. Lee, J. Y. Kim, and S. W. Rhee, Electrochemical and Solid-State Letters, 2, 12 (1999). 5. L. Meda, R. C. Breitkopf, T. E. Haas, R. U. Kirss, Mat. Res. Soc. Symp.., 495, (1998). 6. S. Y. Kang, K. H. Choi, S. K. Lee, C. S. Hwang, and H. J. Kim, J. Electrochem. Soc., 143, 3 (2). 7. T. Aoyama and K. Eguchi, Jpn. J. Appl. Phys.., 38, 1a (1999). 8. T. Hur yeva, M. Lisker, and E. P. Burte, Chemical Vapor Deposition, 12 (26). 9. T. Aaltonen, P. Alen, M. Ritala, and M. Leskela, Chemical Vapor Deposition, 9, 1 (23). 1. T. Aaltonen, A. Rahtu, M. Ritala, and M. Leskela, ECS Proceedings, 23-8 (23). 37
Metallorganic Chemical Vapor Deposition of Ru Films Using Cyclopentadienyl-Propylcyclopentadienylruthenium II and Oxygen
0013-4651/2002/149 6 /C317/7/$7.00 The Electrochemical Society, Inc. Metallorganic Chemical Vapor Deposition of Ru Films Using Cyclopentadienyl-Propylcyclopentadienylruthenium II and Oxygen Sang Yeol Kang,
More informationALD of Copper and Copper Oxide Thin Films for Applications in Metallization Systems of ULSI Devices
ALD of Copper and Copper Oxide Thin Films for Applications in Metallization Systems of ULSI Devices a, Steffen Oswald b, Nina Roth c, Heinrich Lang c, Stefan E. Schulz a,d, and Thomas Gessner a,d a Center
More informationALD and CVD of Copper-Based Metallization for. Microelectronic Fabrication. Department of Chemistry and Chemical Biology
ALD and CVD of Copper-Based Metallization for Microelectronic Fabrication Yeung Au, Youbo Lin, Hoon Kim, Zhengwen Li, and Roy G. Gordon Department of Chemistry and Chemical Biology Harvard University Introduction
More informationChemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film
Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film layer at the surface Typically gas phase reactions
More information11:30 AM - C4.4 Chemical Vapor Deposition of Cobalt Nitride and Its Application as an Adhesion-enhancing Layer for Advanced Copper Interconnects
2012-04-11 SYMPOSIUM C 11:30 AM - C4.4 Chemical Vapor Deposition of Cobalt Nitride and Its Application as an Adhesion-enhancing Layer for Advanced Copper Interconnects Jing Yang 1, Harish B. Bhandari 1,
More informationNew Precursors for CVD Copper Metallization
The following is a post-print of the original article: John A. T. Norman, Melanie Perez, Stefan E. Schulz, Thomas Waechtler, New Precursors for CVD Copper Metallization, Microelectron. Eng. 85, 2159-2163
More informationPlasma-Enhanced Chemical Vapor Deposition
Plasma-Enhanced Chemical Vapor Deposition Steven Glenn July 8, 2009 Thin Films Lab 4 ABSTRACT The objective of this lab was to explore lab and the Applied Materials P5000 from a different point of view.
More informationDEPOSITION AND CHARACTERISTICS OF TANTALUM NITRIDE FILMS BY PLASMA ASSISTED ATOMIC LAYER DEPOSITION AS CU DIFFUSION BARRIER
Mat. Res. Soc. Symp. Proc. Vol. 766 2003 Materials Research Society E3.22.1 DEPOSITION AND CHARACTERISTICS OF TANTALUM NITRIDE FILMS BY PLASMA ASSISTED ATOMIC LAYER DEPOSITION AS CU DIFFUSION BARRIER Kyoung-Il
More informationChapter 9 Summary and outlook
Chapter 9 Summary and outlook During the course of the present study, new precursors were developed and tested for the deposition of tantalum and niobium nitride thin films via Metal Organic Chemical Vapor
More informationFabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition
Mat. Res. Soc. Symp. Proc. Vol. 784 2004 Materials Research Society C7.7.1 Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical
More informationSmooth, Low-Resistance, Pinhole-free, Conformal Ruthenium Films by Pulsed Chemical Vapor Deposition
Smooth, Low-Resistance, Pinhole-free, Conformal Ruthenium Films by Pulsed Chemical Vapor Deposition The Harvard community has made this article openly available. Please share how this access benefits you.
More informationMetallization deposition and etching. Material mainly taken from Campbell, UCCS
Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationLecture Day 2 Deposition
Deposition Lecture Day 2 Deposition PVD - Physical Vapor Deposition E-beam Evaporation Thermal Evaporation (wire feed vs boat) Sputtering CVD - Chemical Vapor Deposition PECVD LPCVD MVD ALD MBE Plating
More informationProperties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement
Mat. Res. Soc. Symp. Proc. Vol. 766 2003 Materials Research Society E1.4.1 Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement C. Witt a,b,k.pfeifer a,c a International
More informationECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline
ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationUltra High Barrier Coatings by PECVD
Society of Vacuum Coaters 2014 Technical Conference Presentation Ultra High Barrier Coatings by PECVD John Madocks & Phong Ngo, General Plasma Inc., 546 E. 25 th Street, Tucson, Arizona, USA Abstract Silicon
More informationFabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB
Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon
More informationSupplementary Figure 1 In situ QCM measurements of Pd ALD on different oxide
Supplementary Figure 1 In situ QCM measurements of Pd ALD on different oxide surfaces using either HCHO or H 2 as reducing agent at 150 ºC. (a) On Al 2 O 3 ; (b) on ZrO 2 ; (c), on TiO 2. See Supplementary
More informationGrowth of RuO 2 Thin Films by Pulsed-Chemical Vapor Deposition Using RuO 4 Precursor and 5% H 2 Reduction Gas
5700 Chem. Mater. 2010, 22, 5700 5706 DOI:10.1021/cm101694g Growth of RuO 2 Thin Films by Pulsed-Chemical Vapor Deposition Using RuO 4 Precursor and 5% H 2 Reduction Gas Jeong Hwan Han, Sang Woon Lee,
More informationChemistry. Physical & Theoretical Chemistry fields. Okayama University Year 2004
Chemistry Physical & Theoretical Chemistry fields Okayama University Year 2004 Effect of annealing and hydrogen on properties of electrodeposited platinum electrode and lead-zirconate-titanate films for
More informationChapter 7 Polysilicon and Dielectric Film Deposition
Chapter 7 Polysilicon and Dielectric Film Deposition Professor Paul K. Chu Thin Films in Microelectronics Polycrystalline silicon or polysilicon Doped or undoped silicon dioxide Stoichiometric or plasma-deposited
More informationEffect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*
International Forum on Energy, Environment and Sustainable Development (IFEESD 2016) Effect of annealing temperature on the electrical properties of HfAlO thin films Chun Lia, Zhiwei Heb* Department of
More informationAtomic Layer Deposition (ALD)
Atomic Layer Deposition (ALD) ALD provides Uniform, controlled, conformal deposition of oxide, nitride, and metal thin films on a nanometer scale. ALD is a self limiting thin film deposition technique
More informationCHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:
Chapter 4 1 CHAPTER 4: Oxidation Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: 1. mask against implant or diffusion of dopant into silicon 2. surface passivation
More informationUniversity, Piscataway, New Jersey 08854, USA. Massachusetts 02138, USA
10.1149/1.2779073 The Electrochemical Society In-situ FTIR Study of Atomic Layer Deposition (ALD) of Copper Metal Films Min Dai a, Jinhee Kwon a, Erik Langereis a, Leszek Wielunski a, Yves J. Chabal a
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication
More informationKinetics of Silicon Oxidation in a Rapid Thermal Processor
Kinetics of Silicon Oxidation in a Rapid Thermal Processor Asad M. Haider, Ph.D. Texas Instruments Dallas, Texas USA Presentation at the National Center of Physics International Spring Week 2010 Islamabad
More informationPrecursors with Metal-Nitrogen Bonds for ALD of Metals, Nitrides and Oxides
Precursors with Metal-Nitrogen Bonds for ALD of Metals, Nitrides and Oxides Abstract Roy Gordon Gordon@chemistry.harvard.edu, Cambridge, MA To achieve ALD s unique characteristics, ALD precursors must
More informationSTUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE
STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE Abstract ANA NEILDE R. DA SILVA, NILTON MORIMOTO, OLIVIER BONNAUD* neilde@lsi.usp.br - morimoto@lsi.usp.br
More informationSilicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant
Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi
More informationDespite Hype, Atomic Layer Deposition Shows Promise
Research Brief Despite Hype, Atomic Layer Deposition Shows Promise Abstract: Surrounded by hype, ALD is emerging as a promising new deposition technology for both dielectric and metal films, with applications
More informationMARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices
Hitachi Review Vol. 57 (2008), No. 3 127 MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices Tadashi Terasaki Masayuki Tomita Katsuhiko Yamamoto Unryu Ogawa, Dr. Eng. Yoshiki Yonamoto,
More informationAmorphous and Polycrystalline Thin-Film Transistors
Part I Amorphous and Polycrystalline Thin-Film Transistors HYBRID AMORPHOUS AND POLYCRYSTALLINE SILICON DEVICES FOR LARGE-AREA ELECTRONICS P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, Xerox
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationKGC SCIENTIFIC Making of a Chip
KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process
More informationSilicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology
Applied Surface Science 212 213 (2003) 388 392 Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology Marcus A. Pereira, José A. Diniz, Ioshiaki Doi *, Jacobus W. Swart
More informationMicrostructure and Vacuum Leak Characteristics of SiC coating Layer by Three Different Deposition Methods
Microstructure and Vacuum Leak Characteristics of SiC coating Layer by Three Different Deposition Methods Y. Kim Professor, Department of Materials Science and Engineering, College of Engineering, Kyonggi
More informationRuthenium Oxide Films Prepared by Reactive Biased Target Sputtering
Ruthenium Oxide Films Prepared by Reactive Biased Target Sputtering Hengda Zhang Anthony Githinji 1. Background RuO2 in both crystalline and amorphous forms is of crucial importance for theoretical as
More informationDevelopment of Low-resistivity TiN Films using Cat Radical Sources
Development of Low-resistivity TiN Films using Cat Radical Sources Masamichi Harada*, Yohei Ogawa*, Satoshi Toyoda* and Harunori Ushikawa** In Cu wiring processes in the 32-nm node generation or later,
More informationSilicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant
Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi
More informationRainMaker Humidification System for Precise Delivery of Water Vapor into Atmospheric and Vacuum Applications
RainMaker Humidification System for Precise Delivery of Water Vapor into Atmospheric and Vacuum Applications By Jeffrey Spiegelman Water vapor has multiple applications across industries including semiconductor,
More informationALTERNATING LAYER CHEMICAL VAPOR DEPOSITION (ALD) OF METAL SILICATES AND OXIDES FOR GATE INSULATORS
Mat. Res. Soc. Symp. Proc. Vol. 670 2001 Materials Research Society ALTERNATING LAYER CHEMICAL VAPOR DEPOSITION (ALD) OF METAL SILICATES AND OXIDES FOR GATE INSULATORS Roy G. Gordon, Jill Becker, Dennis
More informationMostafa Soliman, Ph.D. May 5 th 2014
Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. 1 Basic MEMS Processes Front-End Processes Back-End Processes 2 Mostafa Soliman, Ph.D. Wafers Deposition Lithography Etch Chips 1- Si Substrate
More informationA discussion of crystal growth, lithography, etching, doping, and device structures is presented in
Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW
More informationDoping and Oxidation
Technische Universität Graz Institute of Solid State Physics Doping and Oxidation Franssila: Chapters 13,14, 15 Peter Hadley Technische Universität Graz Institute of Solid State Physics Doping Add donors
More informationRETARDATION IN THE OXIDATION RATE OF NANOCRYSTALLINE SILICON QUANTUM DOTS
Mat. Res. Soc. Symp. Proc. Vol. 638 2 Materials Research Society RETARDATION IN THE OXIDATION RATE OF NANOCRYSTALLINE SILICON QUANTUM DOTS J. OMACHI, R. NAKAMURA, K. NISHIGUCHI and S. ODA Research Center
More informationX-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition
X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition Hideyuki YAMAZAKI, Advanced LSI Technology Laboratory, Toshiba Corporation hideyuki.yamazaki@toshiba.co.jp
More informationSurface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.
Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA Issues on contaminants on EUV mask Particle removal on EUV mask surface Carbon contamination removal on EUV mask surface
More informationAlternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson
Alternative Methods of Yttria Deposition For Semiconductor Applications Rajan Bamola Paul Robinson Origin of Productivity Losses in Etch Process Aggressive corrosive/erosive plasma used for etch Corrosion/erosion
More informationEtching Mask Properties of Diamond-Like Carbon Films
N. New Nawachi Diamond et al. and Frontier Carbon Technology 13 Vol. 15, No. 1 2005 MYU Tokyo NDFCT 470 Etching Mask Properties of Diamond-Like Carbon Films Norio Nawachi *, Akira Yamamoto, Takahiro Tsutsumoto
More informationChapter 4. UEEP2613 Microelectronic Fabrication. Oxidation
Chapter 4 UEEP2613 Microelectronic Fabrication Oxidation Prepared by Dr. Lim Soo King 24 Jun 2012 Chapter 4...113 Oxidation...113 4.0 Introduction... 113 4.1 Chemistry of Silicon Dioxide Formation... 115
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION doi: 1.138/nnano.21.279 Supplementary Material for Single-layer MoS 2 transistors B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, A. Kis Device fabrication Our device
More informationSLURRY FORMULATION OPTIONS
SLURRY FORMULATION OPTIONS CHALLENGES FOR DEFECT REDUCTION IN CU,Ta/TaN AND Ru PLANARIZATION S. V. Babu Center for Advanced Materials Processing, 1 Clarkson University (www.clarkson.edu/camp) Acknowledgments
More informationUTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.
SESSION 14 MATERIALS AND PROCESSES FOR ADVANCED PACKAGING UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. Eric Schulte 1, Gilbert Lecarpentier 2 SETNA Corporation
More informationCharacterization and control of defect states of polycrystalline silicon thin film transistor fabricated by laser crystallization
Journal of Non-Crystalline Solids 299 302 (2002) 1321 1325 www.elsevier.com/locate/jnoncrysol Characterization and control of defect states of polycrystalline silicon thin film transistor fabricated by
More informationMore on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide
More on oxidation Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide EE 432/532 oxide measurements, etc 1 Oxidation systems silicon
More informationMicroelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica
Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection
More information1. Aluminum alloys for direct contacts. 1.1 Advantages of aluminum alloys for direct contacts
Direct contacts between aluminum alloys and thin film transistors (TFTs) contact layers were studied. An Al-Ni alloy was found to be contacted directly with an indium tin oxide (ITO) layer successfully
More informationChapter 3 CMOS processing technology
Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),
More informationThermal Evaporation. Theory
Thermal Evaporation Theory 1. Introduction Procedures for depositing films are a very important set of processes since all of the layers above the surface of the wafer must be deposited. We can classify
More informationALD of Manganese Silicate
ALD of Manganese Silicate Roy G. Gordon, 1,2 * Lu Sun, 2 Qiang Chen, 3 Jin-Seong Park 4 and Sang Bok Kim 1 1 Department of Chemistry and Chemical Biology 2 School of Engineering and Applied Sciences, Cambridge,
More informationChapter 5 Epitaxial Growth of Si 1-y C y Alloys
Chapter 5 Epitaxial Growth of Si 1-y C y Alloys 5.1 Introduction Traditionally, the incorporation of substitutional carbon into silicon and silicongermanium alloys during growth is of great interest for
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationHigh Density Plasma Etching of IrRu Thin Films as a New Electrode for FeRAM
Integrated Ferroelectrics, 84: 169 177, 2006 Copyright Taylor & Francis Group, LLC ISSN 1058-4587 print / 1607-8489 online DOI: 10.1080/10584580601085750 High Density Plasma Etching of IrRu Thin Films
More informationME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB
ME 141B: The MEMS Class Introduction to MEMS and MEMS Design Sumita Pennathur UCSB Outline today Introduction to thin films Oxidation Deal-grove model CVD Epitaxy Electrodeposition 10/6/10 2/45 Creating
More informationEE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing
3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated
More informationTANOS Charge-Trapping Flash Memory Structures
TANOS Charge-Trapping Flash Memory Structures A Senior Design by Spencer Pringle 5/8/15 Table of Contents Motivation Why Charge-Trapping Flash (CTF)? Charge-Trapping vs. Floating Gate Electronically-Erasable
More informationCorrelation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 15, No. 4, pp. 207-212, August 25, 2014 Regular Paper pissn: 1229-7607 eissn: 2092-7592 DOI: http://dx.doi.org/10.4313/teem.2014.15.4.207 Correlation
More informationActivation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C
Japanese Journal of Applied Physics Vol. 44, No. 3, 2005, pp. 1186 1191 #2005 The Japan Society of Applied Physics Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon
More informationUniversity of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination
University of Texas Arlington Department of Electrical Engineering Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination Fall 2012 November 17, 2012 Question # 1 2 3 To be filled by
More informationThermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making
Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO (glass) Major factor in making Silicon the main semiconductor Grown at high temperature in
More informationMake sure the exam paper has 9 pages total (including cover page)
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Fall 2010 EE143 Midterm Exam #2 Family Name First name SID Signature Solution Make sure the exam
More informationElectrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation
Mat. Res. Soc. Symp. Proc. Vol. 686 2002 Materials Research Society Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation Jae-Hoon Song, Duck-Kyun Choi
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationMICROCHIP MANUFACTURING by S. Wolf
MICROCHIP MANUFACTURING by S. Wolf Chapter 13: THERMAL- OXIDATION of SILICON 2004 by LATTICE PRESS Chapter 13: THERMAL-OXIDATION of SILICON n CHAPTER CONTENTS Applications of Thermal Silicon-Dioxide Physical
More informationCSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)
This page discusses the CVD processes often used for integrated circuits (ICs). Particular materials are deposited best under particular conditions. Facilitation recommendations are at the bottom of the
More information8. Summary and Outlook
8. Summary and Outlook This thesis deals with the synthesis and evaluation of all-nitrogen coordinated complexes of the rare earths such ad Gd, Er, and Y bearing the amidinate and guanidinate class of
More informationResidual stress analysis of SiO films deposited by
Ž. Surface and Coatings Technology 131 000 153 157 Residual stress analysis of SiO s deposited by plasma-enhanced chemical vapor deposition Jin-Kyung Choi a,, J. Lee a, Ji-Beom Yoo a, Jong-Sun Maeng b,
More informationCharacteristics of Cobalt Films Deposited by Using a Remote Plasma ALD Method with a CpCo(CO) 2 Precursor
Journal of the Korean Physical Society, Vol. 50, No. 4, April 2007, pp. 1141 1146 Characteristics of Cobalt Films Deposited by Using a Remote Plasma ALD Method with a CpCo(CO) 2 Precursor Keunwoo Lee,
More informationEvaluation of silicon nitride and silicon carbide as efficient polysilicon grain-growth inhibitors
JOURNAL OF MATERIALS SCIENCE LETTERS 18 (1999)1427 1431 Evaluation of silicon nitride and silicon carbide as efficient polysilicon grain-growth inhibitors C. L. CHA, E. F. CHOR Center For Optoelectronics,
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationCu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy -
Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy - Masanori Shirai*, Satoru Takazawa*, Satoru Ishibashi*, Tadashi Masuda* As flat-screen TVs become larger and their
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More information2. Fabrication techniques. KNU Seminar Course 2015 Robert Mroczyński
2. Fabrication techniques KNU Seminar Course 2015 Robert Mroczyński Technological layers used in the course of the IC fabrication Semiconductors Fundamental part of each IC, active material of semiconductor
More informationRelationship between Microstructure and Vacuum Leak Characteristics of SiC Coating Layer
, pp.47-51 http://dx.doi.org/10.14257/astl.2015.117.11 Relationship between Microstructure and Vacuum Leak Characteristics of SiC Coating Layer Yootaek Kim 1 and Junwon Choi 2 1 Dept. of Materials Engineering,
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More information2007 IEEE International Conference on Electron Devices and Solid-State Circuits
Proceedings 2007 IEEE International Conference on Electron Devices and Solid-State Circuits ~ December 20-22, 2007 Tayih Landis Hotel, Tainan, Taiwan Volume I Aluminium Incorporation in Lanthanum Oxide
More informationEtching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference
Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Need strong selectivity from masking
More informationWafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Wafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/~lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604
More informationInstitute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley
Technische Universität Graz Institute of Solid State Physics Deposition Franssila: Chapters 5 & 6 Peter Hadley Silicon wafers Total Thickness Variation: a good 8" Prime wafer would be < 15 m Site flatness
More informationChapter 2 Crystal Growth and Wafer Preparation
Chapter 2 Crystal Growth and Wafer Preparation Professor Paul K. Chu Advantages of Si over Ge Si has a larger bandgap (1.1 ev for Si versus 0.66 ev for Ge) Si devices can operate at a higher temperature
More informationSupporting Information
Supporting Information Large-Area, Transfer-Free, Oxide-Assisted Synthesis of Hexagonal Boron Nitride Films and Their Heterostructures with MoS2 and WS2 Sanjay Behura, Phong Nguyen, Songwei Che, Rousan
More informationEindhoven University of Technology MASTER. Atomic layer deposition of Ruthenium thin films using oxygen. Verkuijlen, R.O.F.
Eindhoven University of Technology MASTER Atomic layer deposition of Ruthenium thin films using oxygen Verkuijlen, R.O.F. Award date: 2009 Link to publication Disclaimer This document contains a student
More informationInstructor: Dr. M. Razaghi. Silicon Oxidation
SILICON OXIDATION Silicon Oxidation Many different kinds of thin films are used to fabricate discrete devices and integrated circuits. Including: Thermal oxides Dielectric layers Polycrystalline silicon
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationThin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high
Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high vacuum ~10-7 torr Removes residual gases eg oxygen from
More informationChemical Vapor Deposition
Preparation of Low-k Porous SiO 2 Films by SiO 2 /Organic Hybrid Chemical Vapor Deposition Akira Fujimoto and Osamu Sugiura Department of Physical Electronics, Tokyo Institute of Technology, 2-2-, O-okayama,
More informationWireless implantable chip with integrated Nitinol-based pump for radio-controlled local drug delivery
Electronic Supplementary Material (ESI) for Lab on a Chip. This journal is The Royal Society of Chemistry 2014 Electronic Supplementary Information Wireless implantable chip with integrated Nitinol-based
More information