Thermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates. Abstract.

Size: px
Start display at page:

Download "Thermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates. Abstract."

Transcription

1 Thermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates Chris Dunn, R. Wayne Johnson Mike Bozack Auburn University 200 Broun Hall, EE Dept. Auburn, AL (334) Cheryl Kromis, Joe Harris Marnie Knadler AVEX Electronics Inc Bradford Drive Huntsville, AL (205) Abstract As the laminate substrate industry moves from Hot Air Solder Level (HASL) finishes, alternate plating finishes are being proposed such as electroless palladium and immersion gold over electroless nickel. This paper presents results of an evaluation of the thermosonic gold ball wire bondability of immersion gold over electroless nickel. The initial evaluation criteria included bondability (number of missed bonds), wire pull strength, and bond failure mode. Different preconditioning environments such as reflow cycles, high temperature storage and humidity storage on initial bondability were also considered. Rutherford backscattering, Auger and XPS were used to examine the gold and nickel layers. The stability of the bonds was investigated by high temperature storage with periodic electrical resistance and pull strength testing. Key words: wire bonding, plating finishes, immersion gold, laminate substrates Introduction Wire bonding continues to be the mainstay for assembly of semiconductor die. While single chip leadframe packages dominate, substrate based single and multi-chip packages and chip-on-board approaches are gaining in usage. The contract manufacturing industry encounters various products with the most common designs listed below. Typical Designs: Few-chip module with three to six bare die, SMT passives, and ball grid array (BGA) as the secondary interconnect Single card assembly with primary SMT material content of passives and ICs with one to six bare die components The SMT portion of the process typically occurs prior to bare die assembly due to the flat surface requirement for stenciling solder paste. If the number of SMT components is minimal, the SMT passives may be placed with conductive adhesive using the die placement machine. The general preference, however, is to maintain a solderable SMT format compatible with standardized high volume processes. Thus the wire bondable surface finish must remain bondable after exposure to a reflow cycle. Currently, the commercial product driver for bare die assembly is size, but cost is also a primary consideration. Various forms of bare die assembly are available today based on flip chip and wire bond assembly.

2 This paper, however, will focus on the gold thermosonic wire bond approach since the infrastructure is established to support these assemblies. Traditional practices for gold thermosonic bonding recommend μinches of electrolytic, soft Au over μinches of electrolytic Ni. Electrolytic gold plating requires either tie bars or pattern plating of the gold prior to outer layer copper etching. The use of tie bars complicates the substrate layout and remnants of the tie bar structure may produce parasitic structures which adversely affect electrical performance. If the pattern plating option is chosen, the plated gold surface is exposed to a number of subsequent fabrication steps which may contaminate the surface. Also, a much larger area of gold may be plated than is actually necessary for wire bond pads, increasing cost. Electroless gold plating is an alternate approach which eliminates the need for tie bars, simplifying the substrate design. The electroless plating process is more difficult to control and is comparable in cost to the electrolytic process. AVEX Electronics Inc. has successfully bonded to 20 μinches of electroless gold over electroless nickel. A third plating option is immersion plating which results in a gold thickness of 2-7 μinches. Immersion gold over electroless nickel is being considered as a HASL (hot air solder leveled) replacement for SMT assembly. This finish has also been used for aluminum wire bonding. Based on input from multiple suppliers, substrate cost comparisons are described in Table 1. It should be noted that the majority of circuit board suppliers are offering the immersion gold option at cost parity with HASL finish which is prominent in the industry. Table 1. Gold Plating Comparisons Plating Relative Gold Thickness Cost Electrolytic 4X 25-70μin. Electroless 5X 20-40μin. Selective 7X 20-40μin. Immersion 1X 2-7 μin. Mixed assembly product designs require both a solderable and wire bondable surface finish. A number of plating finishes are being offered by the industry [1-3]. For long term reliability with gold based finishes, the gold volume within the solder joint should be less than 3% and preferably less than 1% to avoid embrittlement of the joint and intermetallic formation [4,5]. This requirement leads to a dual finish through a selective plating process or a universal plating finish. The electrolytic process typically exceeds this volume limit (1% vol.). Electroless plating can be a solution to the gold volume content if the gold thickness can be controlled to μinches. A second approach is a selective finish. A selective finish consists of an immersion gold or HASL finish in the solderable areas and additional masking steps to add electroless gold in the wire bond areas. This process is expensive and reduces the substrate yield due to redeposited photoresist contaminants, missing gold, surface roughness, and various other surface defects at the wire bond sites. The immersion gold plating process offers a potential low cost solution for both soldering and gold thermosonic wire bonding. This paper will describe recent findings in terms of the thermosonic wire bondability of immersion gold finishes. Test Substrate The test substrate was 4.0 x 3.75 and thick. The design provided an array of wide traces on one side which could be wire bonded to create a continuos daisy chain of 1683 wires. By measuring the resistance between the two ends of the wire bonded daisy chain any missing wire bonds could easily be detected. This structure also provides a convenient method for monitoring the change in bond resistance during aging studies. The other side of the substrate, which was not used in this experiment, was designed with 3 daisy chain test chip bonding sites. This side included a patterned solder mask layer. The substrates were fabricated by Amp Circuits, Greenville, SC using high T g (158 o C by TMA, 170 o C by DSC) FR4-06 laminate material from AlliedSignal Laminates. Electroless nickel and immersion gold from two

3 suppliers were plated onto the substrates. Solder mask was then applied to both sides of the substrate. The solder mask was patterned on the chip bonding site side of the substrate and it was developed off of the daisy chain side. Previous bondability trials and iterations led to a decision to vary the phosphorus content in the nickel. Unpatterned coupons with phosphorus concentrations in the nickel ranging from 0% to 12% from A were provided to AVEX Electronics. The phosphorus variation proved to have a significant impact on the bondability as shown in Table 2. The 4% phosphorus content provided the optimum bonding results with excellent pull strengths and misses only on visibly contaminated surface locations. The plating thickness for this sample measured with a Veeco XRF-5300L showed 2.0 μinches of gold over 162 μinches of nickel. Based upon those results, a 4% phosphorus nickel chemistry was used in plating the A test substrates. B substrates used the traditional 8% phosphorus nickel. Table 2. Bondability of Au/Ni with varying Phosphorus Content. % Phosphorus in Nickel Number of Bonds Missed Bonds wires Pulled Pull Strength Standard Deviation Bond Lifts 0 * * * * * * ** gf 0.39 gf *** gf 0.58 gf *** gf 0.68 gf 1 * Determined unbondable. ** Visual surface contaminants were present in the miss locations. *** Various surface contaminants were present, but not necessarily in the miss locations. Rutherford backscattering (RBS) was used to characterize the as-plated surface finishes on the patterned test substrates. The gold thickness for A substrates was 2.6 μin and the phosphorus content in the nickel was 6.2 at.% (3.4 wt.%). The interface between the gold and the nickel was sharp. With B samples, the gold was 3.8 μin thick and the phosphorus content in the nickel was 11 at.% (6 wt.%). The gold-nickel interface was not as sharp - a nickel rich region approximately 4 μin thick existed between the gold layer and the nickel layer. The estimated composition of this region was 87.5 at.% Ni, 1.5 at.% Au and 11 at.% P. No contaminants were present within the range of detection by RBS in any of the layers from A or B. Immersion Gold/Electroless Nickel Experiments at Auburn The wire bonding experiments at Auburn University were performed on a Palomar Products, Inc. Model 2460-V fully automatic thermosonic wire bonder. The heated wire bonder stage provides both clamping and vacuum hold-down to minimize any deflection of the relatively thin substrate. A design of experiments (DOE) varying ultrasonics, force, time, and stage temperature was used to find the optimum wire bonding parameters for each finish. All wires in this study were bonded in a left-to-right orientation which is perpendicular to the direction of ultrasonic vibration. This is the most difficult bonding orientation for thermosonic gold wire bonding and was chosen as the most severe condition. The number of initial second bond misses and pull test results (pull strength and number of second bond lifts) were used to evaluate the DOE variables. Without plasma cleaning, no parameters were found which eliminated second bond misses. A plasma cleaning step was added to the process (Technics West, Inc. PEII-A Plasma Etcher, oxygen for 3 minutes at 300 Watts). This reduced the number of second bond misses, but the pull strength s remained low for all parameters. A capillary heater was then added to the bonder. The capillary heater is a 0.1 in. heating coil which encircles the bonding capillary without contacting it. Thus heat transfer is primarily by radiation. A thermocouple is attached to the heating element and provides feedback control to maintain the heating element temperature. This was set to 300 o C. The addition of the capillary heater required the use of a longer bonding tool: Gaiser Tool GM. With the combination of plasma cleaning and capillary heat, a relatively wide processing window was found in a second DOE which varied ultrasonics, force, and time. In the DOE, 32 rows with 33 bonds each were made on a single test substrate. One parameter (force, ultrasonics, or time) was varied in each row. Four levels of force, four levels of ultrasonics and two levels of time were used. The stage temperature was maintained at 125 o C.

4 Twenty wires were pull tested from each row. The bonding parameters were optimized by statistical analysis using number of bond misses, average pull strength, standard deviation and number of second bond lifts as evaluation criteria. Flame-off errors during bonding were also considered as this would limit high volume production. Several in. diameter wire alloys and annealing conditions were also evaluated and American Fine Wire Alloy AW8 with 5-8% elongation was selected. Initial bondability results for the two immersion gold/ electroless nickel finishes are given in Table 3. As can be seen from the data, the initial bonding results were excellent - the only misses were associated with visible defects in the substrate. One bond lift did occur with the finish from B. It should be noted that in both cases the average pull strength minus 6σ is greater than 3 gf. 2nd Bond Misses (10,098 wires) Table 3. Initial Au/Ni Wire Bond Results 2nd bond lifts A 2* 7.47 gf B 1** 7.73 gf Notes: * missing gold plating on pad ** missing bond pad Aging tests were conducted at 125 o C for 2000 hours to examine the long-term stability of the wire bonds. The test metrics were average pull strength, standard deviation, failure mode and electrical resistance. At each time interval, 100 wires are pull tested to failure. The average pull strength and standard deviation were calculated and the failure mode(s) were recorded. The electrical resistance measurement was for a series of 1683 wires (3366 bonds) and the associated substrate pads on one board. Five boards per plating finish were used for this test and the resistance measurements were averaged. The test results are presented in Table 4. No significant change in average pull strength or series resistance occurred. The pull strength average minus 6σ for the B samples was less than 3 gf at the 250, 500, 1000 and 2000 hour test intervals. The higher standard deviations resulted from a single, low value ( gf) tail lift at each of these test intervals. One tail lift per 100 wire pulls on B finish was consistent with the initial pull test results. There appears to be no degradation due to the 125 o C storage with the plating finishes provided by either supplier. Storage Time (hours) Table 4. Au/Ni Wire Bond 125 o C Aging Results Average Electrical Resistance for 1683 Wires (5 boards) Average Pull Strength Standard Deviation 2nd Bond Lifts A ohms 7.47 gf 0.69 gf ohms 7.89 gf 0.64 gf ohms 7.68 gf 0.68 gf ohms 7.47 gf 0.65 gf ohms 6.59 gf 0.46 gf ohms 7.01 gf 0.64 gf ohms 6.98 gf 0.61 gf 0 B ohms 7.73 gf 0.74 gf ohms 8.19 gf 0.81 gf ohms 8.01 gf 0.98 gf ohms 7.57 gf 0.82 gf ohms 6.75 gf 0.76 gf ohms 7.45 gf 0.74 gf ohms 7.43 gf 0.83 gf 1

5 To evaluate the effect of reflow soldering cycles on wire bondability, substrates were subjected to one and two reflow cycles through a convection reflow oven in air. The overall cycle time was 4.5 minutes with 10 seconds at 215 o C. It was observed during the initial wire bond pull testing of these boards that the average pull strength of wires in the section of the board bonded first was approximately 1.1 gf higher than those bonded last. (Note: To randomize the pull test results, 50 wires are pulled from the area which is bonded first and 50 wires are pulled from the area which is bonded last.) The bond cycle time for the 1683 bonds was approximately 15 minutes with the substrate on the heated stage. Upon re-examination of the data from the initial bond study (without exposure to reflow) a similar trend was observed, but the difference in pull strength from first to last was approximately 0.6 gf. A number of variables were examined to determine the cause for this difference. By reducing the oxygen plasma cleaning time from 3 minutes to 2.5 minutes, the difference in first to last wire bond average pull strengths for samples exposed to solder reflow cycles was eliminated. Plasma cleaning time had not been included as a variable in the initial DOE. The explanation for this observed effect of plasma cleaning time on pull strength distribution may be related to oxidation of surface nickel (see discussion in following section). The bonding results with a 2.5 minute plasma clean are given in Table 5. Number of Reflows Table 5. Au/Ni Wire Bond Results After Solder Reflow Cycle(s) 2nd Bond Misses (5,049 wires) Average Pull Strength Standard Deviation 2nd bond lifts A gf 0.76 gf gf 0.73 gf 0 B gf 0.64 gf gf 0.71 gf 0 The shelf life of plated finishes for wire bonding is always a concern. The substrates in this study had been stored for approximately 1 month in dry nitrogen prior to the beginning of the wire bond experiments. To further study aging before wire bonding, substrates with platings from A were subjected high temperature storage (125 o C) and temperature/humidity (85%RH/85 o C) storage. After 14 hours of temperature/humidity storage, the boards were not wire bondable - exhibiting a very high number of flame-off errors. A complete DOE was performed to find acceptable bonding parameters, but no bonding window was found. Oxygen plasma etching did not improve the bondability. The samples from high temperature storage were wire bondable with a 2.5 minute oxygen plasma clean. Of 1683 wires attempted, there were 2 second bond misses. The average pull strength was 7.8 gf with standard deviation of 0.77 gf. Of the 100 wires pulled, there were no second bond lifts. While the sample was bondable, the 2 second bond misses indicate reduced bondability compared to the results without high temperature storage or after solder reflow cycles. Surface Analysis To understand the loss of bondability with high temperature and temperature/humidity storage, three samples were cut from one substrate. One sample was aged at 125 o C of 13 hours, one sample was stored at 85%RH/85 o C for 13 hours and the third sample was stored in dry nitrogen for 13 hours. The examples were then analyzed by Auger and XPS. Table 6 shows the results from the XPS analysis. It is clear from the XPS results that a trace of nickel is on the surface of the gold finish in the starting boards which bonded well. (Remember, the boards had been stored for approximately 1 month in dry nitrogen prior to the beginning of the bonding experiments.) It is also clear that the ratio of Au to Ni on the surface decreases with 13 hours at 125 o C. While this surface was bondable the bond miss rate was higher than was observed for samples which had not been high temperature aged. The most dramatic change in surface composition resulted from temperature/humidity storage. Given the small percentage of Au on the surface, the inability to find a bonding window is not surprising. XPS was used to identify NiO on the surface of the temperature/humidity stored sample. The samples were subjected to a 1 minute ion sputter etch (approximately 4.5 nm removed) in the Auger system followed by a second Auger analysis. In the sample which had only been exposed to nitrogen storage, the Auger analysis found only Au after the 1 minute sputter etch (detection limit 0.1 at.%). The sample stored at 125 o C for 13 hours had a strong Au peak and only very small peaks remaining for Ni, C and O. The temperature/humidity

6 sample had a significantly increased Au peak, however, prominent Ni, O, and C peaks remained. The high temperature sample was subjected to an additional 1 minute ion sputter etch and re-analyzed. After two, 1 minute sputter etches (9 nm removed total), the spectra had only Au peaks indicating less than 0.1 at.% Ni in the bulk of the Au layer. In the case of the temperature/humidity sample an additional 3 minutes of ion sputter etching (18 nm removed total) was required to eliminate the Ni peaks in the spectra. The Au-Ni phase diagram shows a miscibility gap below 810 o C. At 100 o C, the solid solubility limit for Ni in Au is less than 0.5 at.%. At room temperature the solubility limit is at the detection limit of Auger analysis. Table 6. XPS Analysis Results of Surface Finish at.% = atomic percent Surface Elements Nitrogen Stored 125 o C for 13 hrs 85%RH/85 o C for 13 hrs. Au 4.64 at.% 3.60 at.% 0.61 at.% Ni 0.24 at.% 0.36 at.% at.% O 26.3 at.% 28.2 at.% 48.3 at.% C 67 at.% 64.1 at.% 39.7 at.% F 1.82 at.% 3.75 at.% ---- With the discovery of Ni on the surface, a second substrate was subjected to an acid Ni clean for 1 minute, rinsed and dried. The substrate was again cut into 3 pieces: one stored in dry nitrogen, one stored for 13 hours at 125 o C and one stored for 13 hours at 85%RH/85 o C. Auger analysis was performed on the three samples. The nitrogen stored sample showed no Ni peaks, while the 125 o C stored sample had Ni peaks, and the 85%RH/85 o C stored sample had more significant Ni peaks. This seems to confirm that nickel is diffusing through the gold layer to the surface. The concentration in the gold layer is small (<0.1 at.%). The nickel is concentrating on the surface in the form of NiO. This may explain the degradation observed with time on the wire bonder stage after a 3 minute oxygen plasma clean for samples preconditioned by solder reflow cycles. Auger analysis was also performed on samples after 1 and 2 solder reflow cycles. Following one reflow cycle the Auger spectra was virtually identical with a very slight increase in the Ni peak relative to the Au peak. After 2 reflow cycles there was a further increase in the Ni peak relative to the gold peak. From the wire bonding results after solder reflow, the level of Ni on the surface did not reduce bondability even following 2 reflow cycles. Immersion Gold/ Electroless Nickel Experiments at AVEX Electronics Inc. To compare bondability data with Auburn University, similar experiments were conducted at AVEX Electronics Inc. The wire bond experiments at AVEX were performed on a high volume continuous flow production line with the primary equipment supplier for this line being Kyushu Matsushita Electric Company. The wire bonders were KME HW22UH which feature gray scale pattern recognition and ultrasonic monitoring. Cycle time for each bonder is approximately 5 wires per second and all experiments were conducted at full speed. The experiments were designed to simulate standard production requirements with automatic line feed and edge hold clamps for support. In a previous experiment, multiple substrate sets were supplied by Amp Circuits to establish a baseline of wire type, stage temperature, bond parameters, and machine bond comparisons to K&S 4124 and K&S 1419 bonders. These trials were also used to establish plating and substrate fabrication guidelines for the bond experiments. All bonds were performed in the direction perpendicular to the ultrasonics with a stage temperature of 120 C and no capillary heating. The 99.99% Au wire was inch diameter with a 0.5-3% elongation and tensile strength of 18 grams provided by Custom Chip Connections (SO#1282). To evaluate the bondability of the plating, the experiments concentrated on two primary tests: the number of missed bonds in automatic operation and the pull strength of these bonds. The number of missed bonds is critical to a high volume assembly environment to meet throughput rates, minimize operator intervention, and reduce scrap of an assembly with high material content. This test, however, requires a large experiment sampling to determine the defect rate. The pull test was used to validate the initial strength and integrity of the bond. The initial bonding tests were as-received with no plasma cleaning. A process window could not be established which eliminated missed bonds for these substrates although the pull strengths were acceptable. A second issue was also identified. The substrate support on the bonder allowed deflection of the board when the

7 bonding force was applied. This condition dampens the ultrasonic energy resulting in a missed bond. Previous successful bonding trials using the same in. thick substrate design included an internal copper power and ground plane which improved rigidity eliminating the deflection. The current test substrates did not include power and ground planes. Workboard holders were then designed and fabricated to improve the substrate rigidity. However, these holders did not improve the deflection of the 4 inch card. Although a vacuum stage is typically avoided in a high volume process, this support may be a requirement in some instances with thin substrates. While a vacuum stage was being tooled, the A experiments were continued for comparison to results from the bonding experiments at Auburn University. The substrates were oxygen plasma cleaned for 5 minutes in a KME PC12F-G Plasma Cleaner. Results from this trial are shown in Table 7. There were 15 misses in 8,027 wires, nine of which were attributed to visual surface defects. Additional substrate fabrication improvements will be required to reduce the instance of surface contamination or defects. The remaining six misses were due either to board deflection, surface metallization or a combination of the two. A large sampling of pull tests revealed a high pull strength of 9.24 gf with a tight standard deviation of 0.68 gf. Of 600 wire pulls, a single lift occurred at a 1.98 gf. There was no obvious contamination at this bonding site. Table 7. Initial Au/Ni Wire Bond Results after Plasma Clean. 2nd Bond Misses (8027 wires) (600 wires) (600 wires) (600 wires) A 15* 9.24 gf 0.68 gf 1 * 9 misses due to visible gold plating contamination or missing gold. The remaining 6 misses were attributed to board deflection and/or metallization. The next trial (again without the vacuum stage) involved two sets of boards: one group stored at 150 C for 50 hours and one group stored at 85 C/85%RH for 50 hours. The results are listed in Tables 8 and 9. The tables show the decrease in bondability after preconditioning. To determine the time to reduction, a board was tested for bondability after increasing exposure times to either 150 C or 85 C/85%RH. Results are listed in Tables 10 and 11. These trials show significant bondability degradation at 50 hours of exposure to 150 C storage and at 27 hours of storage at 85 C/85%RH. The more significant degradation with temperature/humidity storage correlates to the experience at Auburn University. After finding high surface concentrations of nickel on temperature/humidity samples at Auburn, the role of oxygen plasma cleaning on bondability of preconditioned samples was investigated. The oxygen plasma cleaning time was varied from the standard of 300 seconds to 150 seconds with best results at 180 seconds. This trial supported the hypothesis that prolonged exposure to the oxygen plasma may increase the amount of nickel oxide on the surface yielding the surface unbondable. 2nd Bond Misses (4383 wires) Table 8. Results after 150 C Storage for 50 hours. A 113* 7.03 gf 2.02 gf 23 Note: Plasma cleaned for 300 seconds with Oxygen. * Numerous first bond misses and spark errors occurred in this data set. Initial bondability tests were repeated for A and B platings with the addition of the vacuum stage to the KME bonder. The results are presented in Table 12. After discounting the missed bonds which can be directly attributed to plating defects, the addition of the vacuum plate significantly reduced the number of missed second bonds. The average pull strength was not significantly changed, however, the use of vacuum stage did lower the pull strength standard deviation. Thus, with thin laminate substrates without internal copper planes, additional support is required to maximize bond yield. Table 9. Results after 85 C/85%RH Storage for 50 hours. 2nd Bond Misses ( 7720 wires) (500 wires) (500 wires) (500 wires)

8 A 22* 8.82 gf 1.2 gf 17 Note: Plasma clean times were varied for each of the 5 boards in this set. * Numerous first bond misses and spark errors occurred in this data set. Interval (hours) Table 10. Incremental testing at 150 C Storage for A. Bond Misses (102 wires) gf 0.43 gf gf 0.46 gf gf 0.60 gf * 9.15 gf 0.68 gf ** 7.73 gf 2.47 gf * 9.09 gf 0.63gF 0 * First bond misses. ** Combination of 1st and 2nd bond misses. Interval (hours) Table 11. Incremental Testing of 85 C/85%RH Storage for A. Bond Misses (102 wires) gf 0.81 gf gf 0.50 gf * 7.24 gf 1.34 gf ** 7.69 gf 0.82 gf * 6.72 gf 1.83 gf ** 5.93 gf 2.04 gf 5 * First bond misses ** Combination of 1st and 2nd bond misses. Table 12. Initial Au/Ni Wire Bond Results after Addition of Vacuum Stage Wire Bonds 2nd Bond Misses Wires Pull Tested Average Pull Strength Standard Deviation 2nd Bond Lifts A 24,122 16* gf 0.48 gf 0 B 31,194 4** gf 0.52 gf 1 * 15 of the 2nd bond misses were due to noticeable surface irregularities ** 4 of the 2nd bond misses were due to noticeable surface irregularities Surface irregularities include excess gold, pits, and deep scratches Conclusion The results obtained in this study indicate the viability of thermosonic gold wire bonding to immersion gold over electroless nickel on laminate substrates. Bondability, initially and after solder reflow cycles, is promising for high volume applications. The major area of concern is with high temperature and particularly humidity/temperature storage/preconditioning. Under these conditions, the bondability is greatly reduced with

9 increasing exposure time. The diffusion of nickel to the surface and subsequent oxidation has been identified as the cause. If immersion gold over electroless nickel is to be used in high volume production, care must be exercised in the storage of the substrates prior to assembly. As with all plating finishes for wire bonding, the surface must be free from processing contaminants and defects. Acknowledgments This work was funded by the Defense Advanced Research Projects Agency and the Consortium for Vehicle Electronics member companies under Agreement No. MDA References 1. Steve Beigle, Non-precious Metal Coatings for Fine Pitch Assembly and Direct Chip Attachment, Proceedings of the 1996 Surface Mount International Technical Program, September 10-12, 1996, San Jose, CA, pp George Milad, Surface Finishes: Metallic Coatings Over Nickel Over Copper, Proceedings of the 1996 Surface Mount International Technical Program, September 10-12, 1996, San Jose, CA, pp David Hillman, Peter Bratin, and Michael Pavlov, Wire Bondability and Solderability of Various Metallic Finishes for Use in Printed Circuit Assembly, Proceedings of the 1996 Surface Mount International Technical Program, September 10-12, 1996, San Jose, CA, pp J. Glazer, P. A. Kramer and J. W. Morris, Jr., "Effect of Au on the Reliability of Fine Pitch Surface Mount Solder Joints," Circuit World, Vol. 18, No. 4, August 1992, pp Sherman Banks, "Reflow Soldering to Gold," Electronic Packaging & Production, June 1995, pp

Innovative MID Plating Solutions

Innovative MID Plating Solutions Innovative MID Plating Solutions High Reliability Wire Bond Technique for MIDs Jordan Kologe MacDermid Electronics Solutions jkologe@macdermid.com 1 MacDermid: Specialty Chemical Solutions Over 2000 Worldwide

More information

Technology Drivers for Plasma Prior to Wire Bonding

Technology Drivers for Plasma Prior to Wire Bonding Technology Drivers for Plasma Prior to Wire Bonding James D. Getty Nordson MARCH Concord, CA, USA info@nordsonmarch.com Technology Drivers for Plasma Prior to Wire Bonding Page 1 ABSTRACT Advanced packaging

More information

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS

More information

Optimizing Immersion Silver Chemistries For Copper

Optimizing Immersion Silver Chemistries For Copper Optimizing Immersion Silver Chemistries For Copper Ms Dagmara Charyk, Mr. Tom Tyson, Mr. Eric Stafstrom, Dr. Ron Morrissey, Technic Inc Cranston RI Abstract: Immersion silver chemistry has been promoted

More information

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The

More information

Optimizing Immersion Silver Chemistries For Copper

Optimizing Immersion Silver Chemistries For Copper Optimizing Immersion Silver Chemistries For Copper Ms Dagmara Charyk, Mr. Tom Tyson, Mr. Eric Stafstrom, Dr. Ron Morrissey, Technic Inc Cranston RI Abstract: Immersion silver chemistry has been promoted

More information

STUDY OF IMMERSION GOLD PROCESSES THAT MAY BE USED FOR BOTH ENIG AND ENEPIG

STUDY OF IMMERSION GOLD PROCESSES THAT MAY BE USED FOR BOTH ENIG AND ENEPIG As originally published in the SMTA Proceedings STUDY OF IMMERSION GOLD PROCESSES THAT MAY BE USED FOR BOTH ENIG AND ENEPIG Don Gudeczauskas, Albin Gruenwald and George Milad UIC Technical Center Southington,

More information

Effect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes

Effect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes Effect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes Hugh Roberts Atotech USA Inc., Rock Hill, SC, USA Sven Lamprecht, Gustavo Ramos and Christian Sebald Atotech Deutschland

More information

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance

Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance Scott D. Szymanski March Plasma Systems Concord, California, U.S.A. sszymanski@marchplasma.com

More information

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong

More information

Palladium as diffusion barrier - a way to a multifunctional printed circuit board finish

Palladium as diffusion barrier - a way to a multifunctional printed circuit board finish Palladium as diffusion barrier - a way to a multifunctional printed circuit board finish Dr. Norbert Sitte, Schwaebisch Gmuend, Umicore Galvanotechnik GmbH 1. Introduction Due to the continuing miniaturization

More information

Lead Free Solder for Flip Chip

Lead Free Solder for Flip Chip Lead Free Solder for Flip Chip Zhenwei Hou & R. Wayne Johnson Laboratory for Electronics Assembly & Packaging Auburn University 162 Broun Hall, ECE Dept. Auburn, AL 36489 USA 334-844-1880 johnson@eng.auburn.edu

More information

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor

More information

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the

More information

Flip Chip - Integrated In A Standard SMT Process

Flip Chip - Integrated In A Standard SMT Process Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical

More information

Evaluation of Pb-free BGA Solder Joint Reliability on Ni-based Surface Finishes using Alternative Shear and Pull Metrologies

Evaluation of Pb-free BGA Solder Joint Reliability on Ni-based Surface Finishes using Alternative Shear and Pull Metrologies Evaluation of Pb-free BGA Solder Joint Reliability on Ni-based Surface Finishes using Alternative Shear and Pull Metrologies Kuldip Johal and Hugh Roberts Atotech USA Inc., Rock Hill, SC Sven Lamprecht,

More information

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine

More information

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Appendices 1. User Commitment Form 2. Supplier Compliance Form Table of contents 1. Background 2.

More information

Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate

Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate JAXA 25 rd Microelectronics Workshop Future Electronic Devices Technology in Cosmic Space and Electroless Ni/Pd/Au Plating for High Density Semiconductor Package Substrate November 2, 2012 Yoshinori Ejiri

More information

EXTREME LONG TERM PRINTED CIRCUIT BOARD SURFACE FINISH SOLDERABILITY ASSESSMENT

EXTREME LONG TERM PRINTED CIRCUIT BOARD SURFACE FINISH SOLDERABILITY ASSESSMENT EXTREME LONG TERM PRINTED CIRCUIT BOARD SURFACE FINISH SOLDERABILITY ASSESSMENT Gerard O Brien, Solderability Testing and Solutions Inc., Richmond, KY Dave Hillman, Rockwell Collins, Cedar Rapids, IA INTRODUCTION

More information

Working Around the Fluorine Factor in Wire Bond Reliability

Working Around the Fluorine Factor in Wire Bond Reliability Working Around the Fluorine Factor in Wire Bond Reliability Jeanne Pavio, Robert Jung, Craig Doering, Randal Roebuck, and Mario Franzone Texas Instruments Dallas, Texas Working Around the Fluorine Factor

More information

Motorola MC68360EM25VC Communication Controller

Motorola MC68360EM25VC Communication Controller Construction Analysis EM25VC Communication Controller Report Number: SCA 9711-562 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:

More information

THIN MULTILAYER COATINGS FOR ADVANCED PROCESSING OF ELECTRONIC PACKAGES. I. V. Kadija J. A. Abys

THIN MULTILAYER COATINGS FOR ADVANCED PROCESSING OF ELECTRONIC PACKAGES. I. V. Kadija J. A. Abys THIN MULTILAYER COATINGS FOR ADVANCED PROCESSING OF ELECTRONIC PACKAGES I. V. Kadija J. A. Abys AT&T Bell Laboratories 600 Mountain Avenue Murray Hill, NJ 07974 Abstract Current trends in electronic packaging

More information

Maximum MAX662 12V DC-DC Converter

Maximum MAX662 12V DC-DC Converter Construction Analysis Maximum MAX662 12V DC-DC Converter Report Number: SCA 9512-445 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Device Attachment Methods and Wirebonding Notes for RT/duroid and RO4000 Series High Frequency Laminates

Device Attachment Methods and Wirebonding Notes for RT/duroid and RO4000 Series High Frequency Laminates Device Attachment Methods and Wirebonding Notes for RT/duroid and RO4000 Series High Frequency Laminates Volume production of microwave circuit assemblies requires fast, reliable and efficient methods

More information

Characterization of 0.6mils Ag Alloy Wire in BGA Package

Characterization of 0.6mils Ag Alloy Wire in BGA Package Characterization of 0.6mils Ag Alloy Wire in BGA Package Toh Lee Chew, Alan Lumapar Visarra, *Fabien Quercia, *Eric Perriaud STMicroelectronics Muar, Tanjung Agas Industrial, P.O.Box 28, 84007, Muar, Johor

More information

Metallization of MID Dec 2 010

Metallization of MID Dec 2 010 Metallization of MID Dec 2010 Agenda Introduction to Dow Electronic Materials MID Applications & Advantages Dow MID Metallization Processes Plating Equipment Summary Dow Business Structure Where Dow Electronic

More information

Technical Note. Micron Wire-Bonding Techniques. Overview. Wire Bonding Basics. TN-29-24: Micron Wire-Bonding Techniques Overview

Technical Note. Micron Wire-Bonding Techniques. Overview. Wire Bonding Basics. TN-29-24: Micron Wire-Bonding Techniques Overview Overview Technical Note Micron Wire-Bonding Techniques Overview For more than 30 years, the semiconductor industry has used aluminum (Al) bond pads with gold (Au) wire to connect internal die to external

More information

JOINT INDUSTRY STANDARD

JOINT INDUSTRY STANDARD JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About

More information

EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE

EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE Zonghe Lai and Johan Liu The Swedish Institute of Production Engineering Research (IVF) S-431 53 Mölndal, Sweden ABSTRACT

More information

Editorial Manager(tm) for Microsystem Technologies Manuscript Draft

Editorial Manager(tm) for Microsystem Technologies Manuscript Draft Editorial Manager(tm) for Microsystem Technologies Manuscript Draft Manuscript Number: Title: Electrical and Reliability Properties of Isotropic Conductive Adhesives on Immersion Silver Printed-Circuit

More information

Dallas Semicoductor DS80C320 Microcontroller

Dallas Semicoductor DS80C320 Microcontroller Construction Analysis Dallas Semicoductor DS80C320 Microcontroller Report Number: SCA 9702-525 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:

More information

Axiom Electronics LLC

Axiom Electronics LLC 1 of 8 1.0 PURPOSE and SCOPE This document defines Axiom s requirements for printed circuit board (PCB) fabrication, handling, and storage. Industry standards are referenced where appropriate. This document

More information

THE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH

THE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH THE EFFECTS OF PLATING MATERIALS, BOND PAD SIZE AND BOND PAD GEOMETRY ON SOLDER BALL SHEAR STRENGTH Keith Rogers and Craig Hillman CALCE Electronic Products and Systems Center University of Maryland College

More information

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang Definition of ICD ICDs are any defect that occurs adjacent to the innerlayer

More information

Wire Bonding in Microelectronics

Wire Bonding in Microelectronics Wire Bonding in Microelectronics Materials, Processes, Reliability, and Yield George G. Harman Second Edition McGraw-Hill New York San Francisco Washington, D.C. Auckland Bogota Caracas Lisbon London Madrid

More information

Multipurpose Wire Bonding Bumps, Wires, Combination Interconnects, and Operation Efficiency

Multipurpose Wire Bonding Bumps, Wires, Combination Interconnects, and Operation Efficiency Multipurpose Wire Bonding Bumps, Wires, Combination Interconnects, and Operation Efficiency Daniel D. Evans, Jr. Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad, CA 92010 +1 (760) 931-3600 www.palomartechnologies.com

More information

Abstract. Key words. I. Introduction

Abstract. Key words. I. Introduction Increased High-Temperature Reliability and Package Hardening of Commercial Integrated Circuits (Through Die Extraction, Electroless Nickel/Gold Pad Reconditioning, and Ceramic Re-Assembly) Erick M. Spory

More information

Electrical and reliability properties of isotropic conductive adhesives on immersion silver printed-circuit boards

Electrical and reliability properties of isotropic conductive adhesives on immersion silver printed-circuit boards DOI 10.1007/s00542-008-0678-0 TECHNICAL PAPER Electrical and reliability properties of isotropic conductive adhesives on immersion silver printed-circuit boards J. Lee Æ C. S. Cho Æ J. E. Morris Received:

More information

Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM

Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM Construction Analysis Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM Report Number: SCA 9412-394 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone:

More information

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and

More information

OMIKRON IMMERSION WHITE TIN. Florida CirTech, Inc. Greeley, Colorado USA. Revised 2/19/98

OMIKRON IMMERSION WHITE TIN. Florida CirTech, Inc. Greeley, Colorado USA. Revised 2/19/98 OMIKRON TM IMMERSION WHITE TIN Revised 2/19/98 Florida CirTech, Inc. C T Florida CirTech, Inc. 1309 North 17th Avenue Greeley, CO 80631 Telephone: 1-800-686-6504 Fax: (970) 346-8331 Table of Contents Pages

More information

WS-575-C-RT. Halogen-Free Ball-Attach Flux PRODUCT DATA SHEET

WS-575-C-RT. Halogen-Free Ball-Attach Flux PRODUCT DATA SHEET -RT Halogen-Free Ball-Attach Introduction Indium Corporation s Ball-Attach -RT allows customers to use a completely halogen-free (NIA = no intentionally added halogens) single-step ball-attach process

More information

Automotive Electronics Council Component Technical Committee

Automotive Electronics Council Component Technical Committee ATTACHMENT 1 AEC - Q100-001 REV-C WIRE BOND SHEAR TEST Acknowledgment Any document involving a complex technology brings together experience and skills from many sources. The Automotive Electronics Counsel

More information

Choosing the Correct Capillary Design for Fine Pitch, BGA Bonding

Choosing the Correct Capillary Design for Fine Pitch, BGA Bonding Choosing the Correct Capillary Design for Fine Pitch, BGA Bonding Lee Levine, Principal Engineer phone 215-784-6036, fax 215-784-6402, email: llevine@kns.com and Michael J. Sheaffer, Director Technical

More information

Stamping Basics. Die Components Class of Tools Cost Drivers

Stamping Basics. Die Components Class of Tools Cost Drivers Stamping Basics Die Components Class of Tools Cost Drivers Basic Types Of Tools Compound Progressive Draw Secondary Tools Compound Die Lower Volume Flatter Parts No Forms Burrs All One Direction Progressive

More information

Three-Dimensional Molded Interconnect Devices (3D-MID)

Three-Dimensional Molded Interconnect Devices (3D-MID) Jörg Frank Three-Dimensional Molded Interconnect Devices (3D-MID) Materials, Manufacturing, Assembly and Applica ons for Injec on Molded Circuit Carriers Sample Pages ISBN 978-1-56990-551-7 HANSER Hanser

More information

IPC-6012DA with Amendment 1. Automotive Applications Addendum to IPC-6012D Qualification and Performance Specification for Rigid Printed Boards

IPC-6012DA with Amendment 1. Automotive Applications Addendum to IPC-6012D Qualification and Performance Specification for Rigid Printed Boards A with Amendment 1 Automotive Applications Addendum to Qualification and Performance Specification for Rigid s FINAL DRAFT FOR INDUSTRY REVIEW MAY 2018 0.1 Scope This addendum provides requirements to

More information

QFN Challenges: Second Bond Improvement to Eliminate the Weak Stitch (Fish Tail) Failure Mechanism on Pre Plated Lead Frame

QFN Challenges: Second Bond Improvement to Eliminate the Weak Stitch (Fish Tail) Failure Mechanism on Pre Plated Lead Frame QFN Challenges: Second Bond Improvement to Eliminate the Weak Stitch (Fish Tail) Failure Mechanism on Pre Plated Lead Frame Jacky Lee Sinn Fah, Sreetharan Sekaran, Rameish Rao Subarmaniyan Central Process

More information

XTSC SiCap 400µm - NiAu finishing - Assembly by soldering

XTSC SiCap 400µm - NiAu finishing - Assembly by soldering General description This document describes the attachment techniques recommended by Murata* for their XTSC silicon capacitors on the customer substrates. This document is non-exhaustive. Customers with

More information

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic

More information

Manufacturing Capacity

Manufacturing Capacity Capability List Manufacturing Capacity QTA & Prototype Layer : 1L ~32 L Impedance Board Ball Grid Array ( BGA ) Blind/ Buried Via Micro Via ( Laser Drilling) Flex /Rigid Flexible PCB Series Orders Layer

More information

Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware

Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware November 19, 2009 M.Kelly, P.Eng, MBA Senior Engineer, ECAT Interconnect Technology Lead-Free Server Development Core Team

More information

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape Beam Leads The vast majority of chips are intended for connection with thermosonic bonds: all other methods require some modification to the wafer. As early as 1972, Jordan described three gang-bonding

More information

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Analog Devices ADSP KS-160 SHARC Digital Signal Processor Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,

More information

NEC 79VR5000 RISC Microprocessor

NEC 79VR5000 RISC Microprocessor Construction Analysis NEC 79VR5000 RISC Microprocessor Report Number: SCA 9711-567 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

VIA RELIABILITY A HOLISTIC PROCESS APPROACH

VIA RELIABILITY A HOLISTIC PROCESS APPROACH VIA RELIABILITY A HOLISTIC PROCESS APPROACH David L. Wolf, Timothy A. Estes, and Ronald J. Rhodes Conductor Analysis Technologies (CAT), Inc. Albuquerque, NM, USA dave.wolf@cat-test.info ABSTRACT New materials

More information

ALPHA OM-5100 FINE PITCH SOLDER PASTE

ALPHA OM-5100 FINE PITCH SOLDER PASTE SM 797-7 ALPHA OM-5100 FINE PITCH SOLDER PASTE DESCRIPTION Cookson Electronics Assembly Material s ALPHA OM-5100, is a low residue, no-clean solder paste designed to maximize SMT line yields. The flux

More information

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink The Optimal Passive Thermal Management ing and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink Jim Fraivillig Fraivillig Technologies 3315 Toro Canyon Road Austin,

More information

ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY

ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY Steven Perng, Tae-Kyu Lee, and Cherif Guirguis Cisco Systems, Inc. San Jose, CA, USA sperng@cisco.com Edward S. Ibe Zymet, Inc. East Hanover,

More information

New Technology for High-Density LSI Mounting in Consumer Products

New Technology for High-Density LSI Mounting in Consumer Products New Technology for High-Density Mounting in Consumer Products V Hidehiko Kira V Akira Takashima V Yukio Ozaki (Manuscript received May 29, 2006) The ongoing trend toward downsizing and the growing sophistication

More information

Fig 1. Typical application for thick film on ceramic substrates (simplified)

Fig 1. Typical application for thick film on ceramic substrates (simplified) Electroless Nickel / Electroless Palladium / Immersion Gold Plating Process for Goldand Aluminum-Wire Bonding Designed for High-Temperature Applications Kuldip Johal, Sven Lamprecht and Hugh Roberts Atotech

More information

Newsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE

Newsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE Test Services & Failure Analysis Laboratory April 2008 Newsletter INSIDE THIS ISSUE Features Solder Bump Electromigration Failure Solder Joint Failure Criteria External Inspection of PCBs Hollow Fibers

More information

Bungard Surfaces Page 1 / 8

Bungard Surfaces Page 1 / 8 Bungard Surfaces Page 1 / 8 This flyer is supposed to inform you about the different kinds of surfaces for your pcb. We hope to provide interesting information. If you encounter any questions or you need

More information

Electroless Nickel / Electroless Palladium / Immersion Gold Process For Multi-Purpose Assembly Technology

Electroless Nickel / Electroless Palladium / Immersion Gold Process For Multi-Purpose Assembly Technology ckel / Palladium / Gold Process For Multi-Purpose Assembly Technology Kuldip Johal and Hugh Roberts, Atotech USA Inc. Sven Lamprecht, Atotech Deutschland GmbH ABSTRACT As the second part to a paper presented

More information

Rockwell R RF to IF Down Converter

Rockwell R RF to IF Down Converter Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Chapter 14. Designing with FineLine BGA Packages

Chapter 14. Designing with FineLine BGA Packages Chapter 14. Designing with FineLine BGA Packages S53009-1.3 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices

More information

VTC VM365830VSJ Pre-Amp

VTC VM365830VSJ Pre-Amp Construction Analysis VTC VM365830VSJ Pre-Amp Report Number: SCA 9708-549 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax: 602-515-9781

More information

UMC UM F-7 2M-Bit SRAM

UMC UM F-7 2M-Bit SRAM Construction Analysis UMC UM 613264F-7 2M-Bit SRAM Report Number: SCA 9609-511 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

Chapter 2 Manufacturing Process

Chapter 2 Manufacturing Process Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS

More information

Ball shear strength and fracture mode of lead-free solder joints prepared using nickel nanoparticle doped flux

Ball shear strength and fracture mode of lead-free solder joints prepared using nickel nanoparticle doped flux Ball shear strength and fracture mode of lead-free solder joints prepared using nickel nanoparticle doped flux G. K. Sujan a, A. S. M. A. Haseeb a, *, Chong Hoe Jian b, Amalina Afifi a a Department of

More information

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin Advanced Materials Research Centre (AMREC), SIRIM Berhad, Lot 34, Jalan Hi-Tech 2/3, Kulim

More information

Anisotropic Conductive Films (ACFs)

Anisotropic Conductive Films (ACFs) Anisotropic Conductive Films (ACFs) ACF = Thermosetting epoxy resin film + Conductive particles Chip or substrate 1 Heat Pressure ACF Substrate 2 Chip or substrate 1 ACF Substrate 2 Applications Chip-on-Board

More information

Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc.

Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc. Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices Nahum Rapoport, Remtec, Inc. 1 Background Electronic Products Designers: under pressure to decrease cost and size Semiconductor

More information

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM

Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM Construction Analysis Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM Report Number: SCA 9703-499 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Packaging and Ball Bonding Gold wire makes contact from bonding pads on chip to package Gold wire is formed into ball to make contact Uses an

Packaging and Ball Bonding Gold wire makes contact from bonding pads on chip to package Gold wire is formed into ball to make contact Uses an Packaging and Ball Bonding Gold wire makes contact from bonding pads on chip to package Gold wire is formed into ball to make contact Uses an ultrasonic process & heat Process called "Ball Bonding" Wedge

More information

CLAD MATERIAL ~ FINE CLAD is a solution for high density, low cost PWB.

CLAD MATERIAL ~ FINE CLAD is a solution for high density, low cost PWB. ~ CLAD MATERIAL ~ FINE CLAD is a solution for high density, low cost PWB. Principle of bonding technique Principle of bonding technique Step 1 Material A, B In vacuum Step 2 Surface activated treatment

More information

EFFECTS OF THERMAL AGING ON INTERMETALLIC COMPOUNDS AND VOIDS FORMATION IN AuAl WIRE BONDING. A. Jalar, M. F. Rosle and M. A. A.

EFFECTS OF THERMAL AGING ON INTERMETALLIC COMPOUNDS AND VOIDS FORMATION IN AuAl WIRE BONDING. A. Jalar, M. F. Rosle and M. A. A. EFFECTS OF THERMAL AGING ON INTERMETALLIC COMPOUNDS AND VOIDS FORMATION IN AuAl WIRE BONDING A. Jalar, M. F. Rosle and M. A. A. Hamid School of Applied Physics, Faculty of Science and Technology, Universiti

More information

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations R. Wayne Johnson Alumni Professor 334-844 844-1880 johnson@eng.auburn. @eng.auburn.eduedu Outline System Design Issues

More information

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations R. Wayne Johnson Alumni Professor 334-844-1880 johnson@eng.auburn. @eng.auburn.eduedu Outline System Design Issues Package

More information

LEAD-FREE ASSEMBLY COMPATIBLE PWB FABRICATION AND ASSEMBLY PROCESSING GUIDELINES.

LEAD-FREE ASSEMBLY COMPATIBLE PWB FABRICATION AND ASSEMBLY PROCESSING GUIDELINES. LEAD-FREE ASSEMBLY COMPATIBLE PWB FABRICATION AND ASSEMBLY PROCESSING GUIDELINES. TECHNICAL BULLETIN As the industry has moved to lead-free assembly processing, the performance demands on the lead free

More information

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,

More information

IPC -7095C Design and Assembly Process Implementation For BGAs

IPC -7095C Design and Assembly Process Implementation For BGAs IPC -7095C Design and Assembly Process Implementation For BGAs 1 Overview With the introduction of BGA components, things had to change: New design New assembly process New repair process New inspection

More information

Fabrication of Smart Card using UV Curable Anisotropic Conductive Adhesive (ACA) Part II: Reliability Performance of the ACA Joints

Fabrication of Smart Card using UV Curable Anisotropic Conductive Adhesive (ACA) Part II: Reliability Performance of the ACA Joints Fabrication of Smart Card using UV Curable Anisotropic Conductive Adhesive (ACA) Part II: Reliability Performance of the ACA Joints C. W. Tan, Y M Siu, K. K. Lee, *Y. C. Chan & L. M. Cheng Department of

More information

Micron Semiconductor MT4LC16M4H9 64Mbit DRAM

Micron Semiconductor MT4LC16M4H9 64Mbit DRAM Construction Analysis Micron Semiconductor MT4LC16M4H9 64Mbit DRAM Report Number: SCA 9705-539 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:

More information

Mechanical Reliability A New Method to Forecast Drop Shock Performance

Mechanical Reliability A New Method to Forecast Drop Shock Performance Mechanical Reliability A New Method to Forecast Drop Shock Performance Ronald Frosch Guenther Mayr, Manfred Riedler AT&S Shanghai, China Abstract In light of the recent technological trends within PCB

More information

THIN IMMERSION TIN USING ORGANIC METALS

THIN IMMERSION TIN USING ORGANIC METALS THIN IMMERSION TIN USING ORGANIC METALS Jim Kenny, Nils Arendt, Bernhard Wessling, and Karl Wengenroth Enthone Inc., A Business of Cookson Electronics West Haven, CT, USA ABSTRACT With the international

More information

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA IPC-AJ-820A Assembly and Joining Handbook The How and Why of All Things PCB & PCA 1 Scope To provide guidelines and supporting info for the mfg of electronic equipment To explain the HOW TO and WHY Discussions

More information

HBLED packaging is becoming one of the new, high

HBLED packaging is becoming one of the new, high Ag plating in HBLED packaging improves reflectivity and lowers costs JONATHAN HARRIS, President, CMC Laboratories, Inc., Tempe, AZ Various types of Ag plating technology along with the advantages and limitations

More information

MARCH National Physical Laboratory Hampton Road Teddington Middlesex United Kingdom TW11 0LW

MARCH National Physical Laboratory Hampton Road Teddington Middlesex United Kingdom TW11 0LW NPL REPORT DEPC-MPR 044 Measuring the Impact of Land Size and Solder Joint Volume on Lead-free Solder Joint Reliability M Wickham, L Zou, M Dusek and C P Hunt NOT RESTRICTED MARCH 2006 National Physical

More information

Cu Bond Wire Reliability and Decapsulation Process

Cu Bond Wire Reliability and Decapsulation Process CMSE Los Angeles April 12 th and 13 th, 2017 Cu Bond Wire Reliability and Decapsulation Process Sultan Ali Lilani - Integra Technologies LLC Ph 510-830-9216 Email: sultan.lilani@integra-tech.com Web: www.integra.com

More information

Murata Silicon Capacitors - XTSC 400µm NiAu finishing Assembly by Soldering High temperature silicon capacitor. Table of Contents

Murata Silicon Capacitors - XTSC 400µm NiAu finishing Assembly by Soldering High temperature silicon capacitor. Table of Contents Table of Contents Table of Contents...1 Introduction...2 Handling precautions and storage...2 Pad opening...3 Process Flow...5 Solder print material and stencil printing recommendations...6 Pick and Place...7

More information

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be

More information

Oki M A-60J 16Mbit DRAM (EDO)

Oki M A-60J 16Mbit DRAM (EDO) Construction Analysis Oki M5117805A-60J 16Mbit DRAM (EDO) Report Number: SCA 9707-545 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

Qualification of Thin Form Factor PWBs for Handset Assembly

Qualification of Thin Form Factor PWBs for Handset Assembly Qualification of Thin Form Factor PWBs for Handset Assembly Mumtaz Y. Bora Kyocera Wireless Corporation San Diego, Ca. 92121 mbora@kyocera-wreless.com Abstract: The handheld wireless product market place

More information

Cree EZ-p LED Chips Handling and Packaging Recommendations

Cree EZ-p LED Chips Handling and Packaging Recommendations Cree EZ-p LED Chips Handling and Packaging Recommendations INTRODUCTION This application note provides the user with an understanding of Cree s EZ-p p-pad up (anode up) LED devices, as well as recommendations

More information

Silicon Wafer Processing PAKAGING AND TEST

Silicon Wafer Processing PAKAGING AND TEST Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)

More information

Hard Gold Plating vs Soft Gold Plating Which is Right for My Application? By: Matt Lindstedt, Advanced Plating Technologies

Hard Gold Plating vs Soft Gold Plating Which is Right for My Application? By: Matt Lindstedt, Advanced Plating Technologies Hard Gold Plating vs Soft Gold Plating Which is Right for My Application? By: Matt Lindstedt, Advanced Plating Technologies When specifying gold plating for an application, the question of hard gold plating

More information

Yash Sutariya President

Yash Sutariya President Yash Sutariya President Saturn Electronics Corporation Glory Faith North America Saturn Flex Systems Key Inputs to PCB Reliability Backbone Fabrication Processes Multilayer Press Via Drilling Copper Through

More information