Impact of Filament Evolution on Reliability Issues of Oxide Electrolyte Based Conductive Bridge Random Access Memory
|
|
- Brett Stone
- 6 years ago
- Views:
Transcription
1 Impact of Filament Evolution on Reliability Issues of Oxide Electrolyte Based Conductive Bridge Random Access Memory Hangbing Lv, Xiaoxin Xu, Hongtao Liu, Qing Luo, Qi Liu, Shibing Long, Ming Liu* Institute of Microelectronics of Chinese Academy of Sciences October 11-16, 2015, Advances in ReRAM : Materials & Interfaces, in Chania, Greece
2 Introduction Outline Integration of 1 kb CBRAM array Physical Mechanism and Improving Approaches on 1. Endurance 2. Retention 3. Uniformity Summary
3 Resistive Switching Memory Expected performances: MLC, Low Cost, High speed, 3D stackable ITRS 2013 suggests RRAM should be received additional focus to accelerate the progress of commercialization.
4 Classification of Resistive Switching Also named as CBRAM, ECM and PMC. Ref. R. Waser, et. al., Adv. Mater., 21, 2632, 2009
5 Conductive Bridge RAM CBRAM Structure Active electrode: Ag, Cu, Ni Solid-electrolyte materials Chalcogenide- or sulfide-based insulators Oxides :ZrO 2, HfO 2, Ta 2 O 5, WO 3, SiO 2,ZnO Other: a-si, and ion-conducting polymers. Counter electrode: Pt, W, TiN, Si
6 Switching Mechanism of CBRAM Ref. R. Waser, et. al., Adv. Mater., 21, 2632, 2009 ECM theory describes the filament growth process : (i) oxidation reaction (M M Z+ +Ze - ); (ii)m Z+ electro-migration from anode to cathode under electric field; (iii) reduction reaction (M Z+ +Ze - M).
7 Ease of Integration CBRAM on Cu BEOL NEC, VLSI 2010 SMIC, VLSI 2010 Copper interconnect is widely used in modern CMOS process; The Cu-based CBRAM is easy to integrate in the back end of line of CMOS; The Cu-based CBRAM is the first choice from cost point of view.
8 Obstacles for RRAM Application RRAM Reliability Issues: Endurance, Retention, Uniformity, Failure Mechanism, Optimization Applications Obstacles Hurdles
9 Introduction Outline Integration of 1 kb CBRAM array Physical Mechanism and Improving Approaches on 1. Endurance 2. Retention 3. Uniformity Summary
10 Integration of HfO 2 -CBRAM on CMOS Step4. Connect bitline with decoder TM TM TM for column decoder Chip image WL M1 M1 M1 M1 Step3. Dep. Oxide and Top electrode TM TM TM for column decoder WL M1 M1 M1 M1 RRAM Step2. Litho to define memory cells TM TM TM for column decoder WL M1 M1 M1 M1 CMOS Step1. After top metal CMP TM TM TM for column decoder WL M1 M1 M1 M1
11 1T1R Structure and 1kb Array The HfO 2 based CBRAM is integrated on the top of transistor; The copper of Top Metal line serves as BE and Pt as TE; The thickness of HfO 2 layer is about 4 nm.
12 Current (A) Voltage (V) Programming of 1T1R Device 600.0µ 400.0µ RESET 200.0µ µ µ µ Icc SET Voltage (V) V1 RRAM OSC V2 Rs HRS LRS Read Read Set pulse 50ns/-2.5V Time ( s) V1 V2 Reset pulse 50ns/+3V LRS HRS Read The DC programming voltage for SET and RESET is around 1V. The programming speeds are as fast as 50 ns for both SET and RESET.
13 Read/Write Test of 1 kb Array Test chip Probe card test
14 Introduction Outline Integration of 1 kb CBRAM array Physical Mechanism and Improving Approaches on 1. Endurance 2. Retention 3. Uniformity Summary
15 Resistance ( ) Characteristic of Endurance Failure Resistance ( ) LRS HRS Endurance failure: R HRS /R LRS <5 SET: 3 V, 50 ns RESET: 2.5 V, 50ns LRS struck SET: WL=2.5 V, SL=0~2 V RESET: WL=3.5 V, BL=0~2 V HRS Failure trend Number of Cycles Number of Cycles The HRS is degraded with switching cycle both in pulse and DC programming; The LRS stuck is the major endurance failure in the case of CBRAM. H. Lv, et al., Sci. Rep. 5:7764, 2015.
16 Resistance (k ) Normalized LRS LRS Dependence with Switching Cycles LRS Evolution trend Number of Cycles 1.20 Experiment data 10 7 Fitting result HRS HRS α = / 1 K Temperature (K) (K) ( )108 HRS Resistance HRS 3 Slight decrease in LRS from 1.2 kω at initial cycles to 0.6 kω can be observed; The LRS shows positive temperature coefficient, indicting a metallic property. H. Lv, et al., Sci. Rep. 5:7764, 2015.
17 Current (ma) Cycled Dependent I-V Characteristics HRS 2 HRS 1 HRS 3 1st cycle 500th 2500th 5000th Voltage (V) Temperature (K) HRS Resistance ( )108 HRS 1 HRS 2 HRS 3 The SET voltage is deceased with cycling while the RESET voltage is increased; The increase in V RESET suggested that the retraction of CF became more difficult with cycling; The temperature independence of various HRS suggests the conduction of HRS is tunneling. H. Lv, et al., Sci. Rep. 5:7764, 2015.
18 Switching Mechanism of HfO 2 -CBRAM CF Q. Liu, et al., Adv. Mater., 24, 1844 (2012) For SET process, metallic filament is formed with the help of electric field; The RESET process is a combination effect of electric field and joule heating. Both the lateral diffusion caused by Joule heating and vertical drift resulted from the electric field can contribute the tunnel gap formation during RESET process.
19 Modeling of HRS with Cycling The HRS can be modeled by a direct tunneling equation in low voltage regime, since the read voltage is as low as 0.1 V; With increasing cycles, the gap length is reduced.
20 Failure Analysis by HRTEM The filament sizes of the two samples are nearly the same; The most remarkable difference is the concentration of copper in the filament; The copper accumulation inside filament is the root of endurance failure.
21 High Temperature Endurance The DC endurance at 100 and 150 are reduced to about 500 cycles and 100 cycles. The copper accumulation is accelerated by high temperature programming. H. Lv, et al., Sci. Rep. 5:7764, 2015.
22 Resistance ( ) Resistance ( ) Tailor pulse condition for better endurance SET: 3V/50ns RESET conditions: 2.5V/50ns 2.5V/500ns 2.5V/5 s Number of Cycles Number of Cycles Copper accumulation is related to the flux difference of copper in or out of the electrolyte during the SET and RESET; The Q set /Q reset is closely related with the pulse duration of SET and RESET (t set /t reset ). Longer RESET pulse results in better endurance, while longer SET pulse degrades the endurance RESET: 2.5V/5 s SET condition: 3V/50ns 3V/500ns 3V/5 s H. Lv, et al., Sci. Rep. 5:7764, 2015.
23 Introduction Outline Integration of 1 kb CBRAM array Physical Mechanism and Improving Approaches on 1. Endurance 2. Retention 3. Uniformity Summary
24 Dependence of HRS retention with cycling HRS retention is degraded with cycling. The failure mechanism of HRS retention is related with the Cu diffusion into the tunnel gap. The gap length is reduced with cycling, resulting in the worse of HRS retention with cycling. H. Lv, et al., Sci. Rep. 5:7764, 2015.
25 Dependence of LRS retention with cycling LRS retention is improved with cycling. The failure mechanism of LRS retention is related with the Cu out-diffusion from the filament region. The Cu accumulation inside the filament with cycling enhances the LRS retention. H. Lv, et al., Sci. Rep. 5:7764, 2015.
26 LRS retention improve by forming single CF For the same LRS value, the single CF case and multi-cf case have the same effective area of CF. The surface area of single-cf is smaller than that of multi- CFs, resulting in less diffusion probability and better LRS retention. X. Xu, et al., IEEE EDL, 36, 129 (2015)
27 Forming Single CF by CPM CPM VPM Current programming tends to form single CF, while voltage programing tends to form multi-cf. W. Lian, et al., IEEE EDL, 32, 1053 (2011)
28 LRS retention improve by forming single CF Better LRS retention was achieved by current programming, as shown in the baking results at various temperature. X. Xu, et al., IEEE EDL, 36, 129 (2015)
29 HRS retention improve by CF fully rupture HRS failure is due to the ions refilled the tunnel gap; Higher HRS corresponds to wider gap length better HRS retention can be expected; Current program can get higher HRS because of eliminating the partial RESET states; Current program has better HRS retention than voltage W. Lian, et al., IEEE EDL, 32, 1053 (2011) program. X. Xu, et al., IEEE EDL, 36, 129 (2015)
30 Introduction Outline Integration of 1 kb CBRAM array Physical Mechanism and Improving Approaches on 1. Endurance 2. Retention 3. Uniformity Summary
31 Origin of the uniformity issues 1. Randomness of CF growth path 2. Randomness of CF rupture degree 1st cycle 2nd cycle Cycle 1 Cycle 2 TE (Pt) Tunnel gap d n BE (Cu) Voltage distribution Resistance distribution Uniformity issue of RRAM: Dispersion of voltage; Dispersion of resistance; Decreased array yield Lowered programming successful ratio
32 Improving uniformity: NC induced CF growth Lightning Rod Effect Nanocrystal island was used to confine the location of filament, owing to the enhanced electrical field by lighting rod effect. Q. Liu, et al., ACS Nano, 31, 6162 (2010)
33 Improving uniformity: Bi-layer structure The location of randomly formed filament can be confined by a pin layer in bi-layer structure. The dispersion of SET voltage is greatly minimized. Single RS layer Bi-layer structure RS layer Pin layer H. Lv, et al., IEEE EDL 31, 978 (2010)
34 Improving uniformity: Doping technology By doping, traps with different types, density and profiles were intentionally introduced into the dielectric film. Lower forming voltage and better uniformity were achieved by doping Doping Ti Q. Liu, et al., IEEE EDL, 30, 1335 (2009) W. Guan, et al., APL, 91, (2007) and IEEE EDL, 29, 434 (2008); Q. Liu, et al., IEEE EDL, 30, 1335 (2009)
35 Resistance ( ) Current (IDS/mA) Improving uniformity: Gate induced programming (a) (a) V S =0V V S =0V (b) (b) V S =0V V S =0V V G Fixed V G Fixed V G Ramped V G Ramped V D Ramped V D Ramped V G Ramp scheme Conventional scheme V D Fixed V D Fixed Gradual RESET Abrupt RESET Gate Voltage (V) Abrupt RESET is observed for the V G ramp scheme. The intermediate state can be effective eliminated. IDS (ma) (a) SET: Voltage (V) (a) SET RESET V G =2.5 V V S =0~2 V A RESET: B C V G =3.3 V V D =0~1.5 V H. Liu, et al., IEEE EDL 35, 1224 (2014)
36 Power (IxV) (mw) Resistance ( ) Cumulative Probability Power (IxV) (mw) Resistance ( ) Improving uniformity: Gate induced programming LRS V G RAMP V D RAMP HRS Resistance ( ) Improved distribution of HRS is obtained by Vg ramp scheme. The decreased power generation slows the filament rupture process in VD RAMP. The V G ramp scheme has a positive feedback of power generation, accelerating the rupture process of CF (a) (b) VRRAM (V) Accelerating Decreasing VRRAM (V) H. Liu, et al., IEEE EDL 35, 1224 (2014)
37 Introduction Outline Integration of 1 kb CBRAM array Physical Mechanism and Improving Approaches on 1. Endurance 2. Retention 3. Uniformity 4. Summary
38 Summary Resistive Switching memory is a promising candidate for next generation nonvolatile memory. For mass production, reliability issues should be rigorously solved. In order to have a better overallperformance, it is important to carefully tune the material, interface, program scheme, etc.
39 Group members: Acknowledgement Group leader: Prof. Ming Liu Researcher : Prof. Shibing Long, Dr. Qi Liu, Dr. Hangbing Lv, Student: Ming Wang, Xiaoxin Xu, Hongtao Liu, Guoming Wang, Yang Li, Haitao Sun, Meiyu Zhang Funding: Ministry of Science and Technology, China under grant nos. 2010CB934200, 2011CBA00602, 2011AA and 2011AA National Natural Science Foundation of China under grant nos , , , , and
40 Thanks for your attention!
Resistive switching of CeO x /SiO 2 stacked film based on anodic oxidation and breakdown
Feb. 19 th, 2015 WIMNACT-45 Resistive switching of /SiO 2 stacked film based on anodic oxidation and breakdown K. Kakushima Tokyo Institute of Technology 1 Introduction to resistive RAM (RRAM) Reset OFF
More informationFirst Commercial Demonstration of an Emerging Memory Technology for Embedded flash using CBRAM
adesto TECHNOLOGIES First Commercial Demonstration of an Emerging Memory Technology for Embedded flash using CBRAM P. Blanchard, C. Gopalan, J. Shields, W. Lee, Y. Ma, S. Park, B. Guichet, S. Hsu, T. Gallo,
More information3D Vertical RRAM. Henry (Hong-Yu) Chen, H.-S. Philip Wong Stanford University, CA, USA Collaborator: Peking University, China
3D Vertical RRAM Henry (Hong-Yu) Chen, H.-S. Philip Wong hongyuc@stanford.edu Stanford University, CA, USA Collaborator: Peking University, China Santa Clara, CA 1 What is RRAM? 0 : High Resistance State
More informationNon-charge Storage Resistive Memory: How it works
Accelerating the next technology revolution Non-charge Storage Resistive Memory: How it works Gennadi Bersuker Copyright 2009 SEMATECH, Inc. SEMATECH, and the SEMATECH logo are registered servicemarks
More informationIn-situ TEM Observation on Cu/MoOx Resistive Switching RAM
In-situ TEM Observation on Cu/MoOx Resistive Switching RAM * Masaki Kudo 1), Yuuki Ohno 2), Kouichi Hamada 3), Masashi Arita 4), and Yasuo Takahashi 5) 1), 2), 3), 4), 5) Graduate school of Information
More informationResistive-switching memory
Resistive-switching memory Daniele Ielmini DEI - Politecnico di Milano, Milano, Italy ielmini@elet.polimi.it Flash scaling overview 1. Flash scaling: 2. Evolutionary scenario: T. Kamaigaichi, et al., IEDM
More informationRADIATION HARDNESS OF MEMRISTIVE SYSTEMS
RADIATION HARDNESS OF MEMRISTIVE SYSTEMS A. FANTINI ON BEHALF OF IMEC RRAM TEAM AND VU ISDE TEAM Workshop on Memristive systems for Space applications ESTEC - 30/04/2015 OUTLINE Introduction RRAM for space
More informationSupplementary Information
Monitoring Oxygen Movement by Raman Spectroscopy of Resistive Random Access Memory with a Graphene-Inserted Electrode Supplementary Information He Tian, 1,2 Hong-Yu Chen, 3 Bin Gao, 3,4 Shimeng Yu, 3 Jiale
More informationResistive Switching Behavior of Partially Anodized Aluminum Thin Film at Elevated Temperatures
Title Resistive Switching Behavior of Partially Anodized Aluminum Thin Film at Elevated Temperatures Author(s) Zhu, W; Chen, TP; Yang, M; Liu, Y; Fung, SHY Citation IEEE Transactions on Electron Devices,
More informationIonizing Radiation Effects on Nonvolatile Memory Properties of Programmable Metallization Cells
IEEE TRANSACTIONS ON NUCLEAR SCIENCE 1 Ionizing Radiation Effects on Nonvolatile Memory Properties of Programmable Metallization Cells J. L. Taggart, Student Member, IEEE, Y. Gonzalez-Velo, Member, IEEE,
More informationCross-bar architectures
Cross-bar architectures Daniele Ielmini DEI - Politecnico di Milano, Milano, Italy ielmini@elet.polimi.it Flash scaling overview 1. Flash scaling: 2. Evolutionary scenario: T. Kamaigaichi, et al., IEDM
More informationA study on resistive-switching behavior of CeO 2 metal-insulator-metal structures for resistance random access memory devices
2011 Master thesis A study on resistive-switching behavior of CeO 2 metal-insulator-metal structures for resistance random access memory devices Supervisor Professor Nobuyuki Sugii Department of Electronics
More informationEffect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*
International Forum on Energy, Environment and Sustainable Development (IFEESD 2016) Effect of annealing temperature on the electrical properties of HfAlO thin films Chun Lia, Zhiwei Heb* Department of
More informationCBRAM. Gamma Radiation Tolerant CBRAM Technology CASE STUDY. Introduction
CBRAM Gamma Radiation Tolerant CBRAM Technology Introduction Adesto Technologies is the leading developer and provider of CBRAM, an ultra-low power non-volatile memory for standalone and embedded memory
More informationInformation storage using nanoscale electrodeposition of metal in solid electrolytes
Superlattices and Microstructures 34 (2003) 459 465 www.elsevier.com/locate/superlattices Information storage using nanoscale electrodeposition of metal in solid electrolytes M.N. Kozicki, M. Mitkova,
More informationDesign, Fabrication, and Characterization of Nano-scale Cross-Point Hafnium Oxide-Based Resistive Random Access Memory
Design, Fabrication, and Characterization of Nano-scale Cross-Point Hafnium Oxide-Based Resistive Random Access Memory A Thesis Presented to The Academic Faculty By Noah Ellis In Partial Fulfillment Of
More informationInterconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials
Interconnects Outline Interconnect scaling issues Aluminum technology Copper technology 1 Properties of Interconnect Materials Metals Silicides Barriers Material Thin film Melting resistivity point ( C)
More informationChang Gung University, Tao-Yuan, 333, Taiwan. Industrial Technology Research Institute, Hsinchu 310, Taiwan. Fax:
10.1149/1.3700903 The Electrochemical Society Impact of High-κ TaO x Thickness on the Switching Mechanism of Resistive Memory Device Using IrO x /TaO x /WO x /W Structure A. Prakash a, S. Maikap a,*, W.
More informationCharacteristics of HfO 2 pmosfet with Ultrashallow Junction Prepared by Plasma Doping and Laser Annealing
Characteristics of HfO 2 pmosfet with Ultrashallow Junction Prepared by Plasma Doping and Laser Annealing Sungkweon Baek, Sungho Heo, and Hyunsang Hwang Dept. of Materials Science and Engineering Kwangju
More informationNanocrystal Floating Gate MOSFET Nonvolatile Memory
ECE440 Nanoelectronics Nanocrystal Floating Gate MOSFET Nonvolatile Memory Zheng Yang Fundamentals of Memories Volatile memory vs Nonvolatile memory RAM vs ROM (2 most widely used memory) ROM Read- Only
More informationFORMING-FREE NITROGEN-DOPED ALUMINUM OXIDE RESISTIVE RANDOM ACCESS MEMORY GROWN BY ATOMIC LAYER DEPOSITION TECHNIQUE A DISSERTATION
FORMING-FREE NITROGEN-DOPED ALUMINUM OXIDE RESISTIVE RANDOM ACCESS MEMORY GROWN BY ATOMIC LAYER DEPOSITION TECHNIQUE A DISSERTATION SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING AND THE COMMITTEE
More informationReal-Time Observation on Dynamic Growth/Dissolution of Conductive Filaments in Oxide-Electrolyte-Based ReRAM
www.materialsviews.com Real-Time Observation on Dynamic Growth/Dissolution of Conductive Filaments in Oxide-Electrolyte-Based ReRAM Qi Liu, Jun Sun, Hangbing Lv, Shibing Long, Kuibo Yin, Neng Wan, Yingtao
More informationX-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition
X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition Hideyuki YAMAZAKI, Advanced LSI Technology Laboratory, Toshiba Corporation hideyuki.yamazaki@toshiba.co.jp
More informationSupplementary Information
Supplementary Information Negative voltage modulated multi-level resistive switching by using a Cr/BaTiO x /TiN structure and quantum conductance through evidence of H 2 O 2 sensing mechanism Somsubhra
More information15 Prospect Street, Room 021 Voice: (203)
Weihua Guan Contact Information Research Interests Education 15 Prospect Street, Room 021 Voice: (203) 535-2661 Becton Center, Yale University E-mail: weihua.guan@yale.edu New Haven, CT 06520 USA Web:
More informationResistive Switching Behavior in Low-K Dielectric Compatible with CMOS Back End Process
Resistive Switching Behavior in Low-K Dielectric Compatible with CMOS Back End Process Ye Fan Thesis submitted to the faculty of the Virginia Polytechnic Institute and State University in partial fulfillment
More informationEFFECTS OF DIFFERENT ELECTROLYTE SYSTEMS ON THE FORMATION OF MICRO-ARC OXIDATION CERAMIC COATINGS OF 6061 ALUMINUM ALLOY
16 Rev. Adv. Mater. Sci. (01) 16-10 Y.J. Liu, EFFECTS OF DIFFERENT ELECTROLYTE SYSTEMS ON THE FORMATION OF MICRO-ARC OXIDATION CERAMIC COATINGS OF 6061 ALUMINUM ALLOY Y.J. Liu 1, J.Y. Xu1, W. Lin, C. Gao
More informationThreshold and Memory Switching in Oxides of Molybdenum, Niobium, Tungsten, and Titanium
MALINENKO et al.: THRESHOLD AND MEMORY SWITCHING IN OXIDES OF MOLYBDENUM, NIOBIUM, TUNGSTEN, AND TITANIUM 45 Threshold and Memory Switching in Oxides of Molybdenum, Niobium, Tungsten, and Titanium V. P.
More informationRole of interface reaction on resistive switching of Metal/a-TiO 2 /Al RRAM devices
Role of interface reaction on resistive switching of Metal/a-TiO /Al RRAM devices Hu Young Jeong and Jeong Yong Lee a) Department of Materials Science and Engineering, KAIST, Daejeon 0-01, Korea Sung-Yool
More informationScience of Advanced Materials
Manuscript Template Science of Advanced Materials (www.aspbs.com/sam) Polarity Reversion of the Operation Mode of HfO2-Based Resistive Random Access Memory Devices by Inserting Hf Metal Layer Ching-Shiang
More informationLateral SbTeN based multi-layer phase change memory for multi-state storage
Available online at www.sciencedirect.com Microelectronic Engineering 84 (2007) 2901 2906 www.elsevier.com/locate/mee Lateral SbTeN based multi-layer phase change memory for multi-state storage You Yin
More informationAdvanced Science, Engineering and Medicine
Manuscript Template Advanced Science, Engineering and Medicine (www.aspbs.com/asem) Polarity Reversion of the Operation Mode of HfO2-Based Resistive Random Access Memory Devices by Inserting Hf Metal Layer
More informationSupplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2
Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2 based devices. (a) TEM image of the conducting filament in a SiO 2 based memory device used for SAED analysis. (b)
More informationHighly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma
Highly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma Jam-Wem Lee 1, Yiming Li 1,2, and S. M. Sze 1,3 1 Department of Nano Device Technology, National Nano Device Laboratories, Hsinchu,
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationImprovement of Spatial Uniformity of Nanosecond-Pulse Diffuse Discharges in a Multi-Needle-to-Plane Gap
Plasma Science and Technology, Vol.18, No.3, Mar. 2016 Improvement of Spatial Uniformity of Nanosecond-Pulse Diffuse Discharges in a Multi-Needle-to-Plane Gap GU Jianwei ( ) 1,3, ZHANG Cheng ( ) 1,2, WANG
More informationMOS interface processing and properties utilizing Ba-interface layers
MOS interface processing and properties utilizing Ba-interface layers Daniel J. Lichtenwalner, Vipindas Pala, Brett Hull, Scott Allen, & John W. Palmour Power R&D, Cree, Inc. Durham, NC 27703 Partial funding
More informationPCM memories: an overview
PCM memories: an overview di e Politecnico di Milano & IUNET Nov. 26, 2008 Outline PCM concept and basic operation Modeling Switching Set/Reset programming Cell structures and scaling perspectives Reliability
More informationComplementary Metal Oxide Semiconductor (CMOS)
Technische Universität Graz Institute of Solid State Physics Complementary Metal Oxide Semiconductor (CMOS) Franssila: Chapters 26,28 Technische Universität Graz Institute of Solid State Physics Complementary
More informationCharacteristics towards Bio-Realistic Synaptic. Emulation
MoS 2 Memristors Exhibiting Variable Switching Characteristics towards Bio-Realistic Synaptic Emulation Da Li 1, Bin Wu 1, Xiaojian Zhu 2, Juntong Wang 1, Byunghoon Ryu 1, Wei D. Lu 2, Wei Lu 1 and Xiaogan
More informationResistive Switching in Porous Low-k Dielectrics
Resistive Switching in Porous Low-k Dielectrics Rizwan Ali Thesis submitted to the faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the
More informationTHIN FILM DEVICES for LARGE AREA ELECTRONICS
Institute of Microelectronics Annual Report 2009 7 Project III. 3: THIN FILM DEVICES for LARGE AREA ELECTRONICS Project leader: Dr. D.N. Kouvatsos Collaborating researchers from other projects: Dr. D.
More informationAtomic Layer Deposition (ALD)
Atomic Layer Deposition (ALD) ALD provides Uniform, controlled, conformal deposition of oxide, nitride, and metal thin films on a nanometer scale. ALD is a self limiting thin film deposition technique
More informationLocal Oxide Growth Mechanisms on Nickel Films
Materials Transactions, Vol. 48, No. 3 (2007) pp. 471 to 475 #2007 The Japan Institute of Metals Local Oxide Growth Mechanisms on Nickel Films Te-Hua Fang* 1 and Kuan-Jen Chen* 2 Institute of Mechanical
More informationMark T. Bohr Intel Senior Fellow, Technology and Manufacturing Group Director, Process Architecture and Integration INTEL CORPORATION
Mark T. Bohr Intel Senior Fellow, Technology and Manufacturing Group Director, Process Architecture and Integration INTEL CORPORATION Patents» 6762464, N-P butting connections on SOI substrates, 7/13/2004.»
More informationInhibition of Electromigration in Eutectic SnBi Solder Interconnect by Plastic Prestraining
J. Mater. Sci. Technol., 2011, 27(11), 1072-1076. Inhibition of Electromigration in Eutectic SnBi Solder Interconnect by Plastic Prestraining X.F. Zhang 1), H.Y. Liu 1), J.D. Guo 1) and J.K. Shang 1,2)
More informationThermally-Enhanced Generation of Solar Fuels
Thermally-Enhanced Generation of Solar Fuels Xiaofei Ye, Liming Zhang, Madhur Boloor, Nick Melosh, William Chueh Materials Science & Engineering, Precourt Institute for Energy Stanford University Fundamentals
More informationSupporting Information
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 218 Supporting Information Fully imitation synaptic metaplasticity based on memristor device Quantan
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationSupporting Information
Supporting Information Designing hybrid NiP 2/NiO nanorod arrays for efficient alkaline hydrogen evolution Meng-Ying Wu, Peng-Fei Da, Tong Zhang, Jing Mao,*, Hui Liu,*, and Tao Ling,*, Key Laboratory for
More informationInfluence of embedding Cu nano-particles into a Cu/SiO 2 /Pt structure on its resistive switching
Liu et al. Nanoscale Research Letters 2013, 8:156 NANO EXPRESS Open Access Influence of embedding Cu nano-particles into a Cu/SiO 2 /Pt structure on its resistive switching Chih-Yi Liu 1*, Jyun-Jie Huang
More information2-1 Introduction The demand for high-density, low-cost, low-power consumption,
Chapter 2 Hafnium Silicate (HfSi x O y ) Nanocrystal SONOS-Type Flash Memory Fabricated by Sol-Gel Spin Coating Method Using HfCl 4 and SiCl 4 as Precursors 2-1 Introduction The demand for high-density,
More informationCHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:
Chapter 4 1 CHAPTER 4: Oxidation Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: 1. mask against implant or diffusion of dopant into silicon 2. surface passivation
More informationEffect of O 2 migration in Pt/HfO 2 /Ti/Pt structure
J Electroceram (2017) 39:137 142 DOI 10.1007/s10832-017-0077-y Effect of O 2 migration in Pt/HfO 2 /Ti/Pt structure Maxime Thammasack 1,2 Giovanni De Micheli 1 Pierre-Emmanuel Gaillardon 2 Received: 9
More informationMemory Innovation Made Possible by Suppliers
Memory Innovation Made Possible by Suppliers Er-Xuan Ping Managing Director, Applied Materials September 9, 2016 External Use Current e-nvm Status and Challenges Outline STT-MRAM, ReRAM, PCRAM as New e-nvm
More informationSUPPLEMENTARY INFORMATIONS
SUPPLEMENTARY INFORMATIONS Dynamic Evolution of Conducting Nanofilament in Resistive Switching Memories Jui-Yuan Chen, Cheng-Lun Hsin,,, Chun-Wei Huang, Chung-Hua Chiu, Yu-Ting Huang, Su-Jien Lin, Wen-Wei
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects
EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type
More informationSEMATECH Symposium Korea 2012 Practical Analysis Techniques of Nanostructured Semiconductors by Electron Microscopy
SEMATECH Symposium Korea 2012 Practical Analysis Techniques of Nanostructured Semiconductors by Electron Microscopy Jun-Mo Yang, Ph.D. Measurement & Analysis Team National NanoFab Center, Korea Introduction
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationThin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high
Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high vacuum ~10-7 torr Removes residual gases eg oxygen from
More informationMOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY
Mat. Res. Soc. Symp. Vol. 611 2000 Materials Research Society MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY Pushkar Ranade, Yee-Chia Yeo, Qiang Lu, Hideki Takeuchi, Tsu-Jae King, Chenming
More informationMICROCHIP MANUFACTURING by S. Wolf
MICROCHIP MANUFACTURING by S. Wolf Chapter 13: THERMAL- OXIDATION of SILICON 2004 by LATTICE PRESS Chapter 13: THERMAL-OXIDATION of SILICON n CHAPTER CONTENTS Applications of Thermal Silicon-Dioxide Physical
More informationTHE IMPACT OF 3D DEVICES ON THE FUTURE OF PROCESS MATERIALS TRENDS & OPPORTUNITIES
THE IMPACT OF 3D DEVICES ON THE FUTURE OF PROCESS MATERIALS TRENDS & OPPORTUNITIES L. Shon Roy K. Holland, PhD. October 2014 Materials Examples Process materials used to make semiconductor devices Gases
More informationNovel Mn 1.5 Co 1.5 O 4 spinel cathodes for intermediate temperature solid oxide fuel cells
Novel Mn 1.5 Co 1.5 O 4 spinel cathodes for intermediate temperature solid oxide fuel cells Huanying Liu, a, b Xuefeng Zhu, a * Mojie Cheng, c You Cong, a Weishen Yang a * a State Key Laboratory of Catalysis,
More informationChapter 3. In this chapter, we use sol-gel method to combine three high-k precursors, i.e. HfCl 4, ZrCl 4 and SiCl 4 together to form hafnium silicate
Chapter 3 Sol-Gel-Derived Zirconium Silicate (ZrSi x O y ) and Hafnium Silicate (HfSi x O y ) Co-existed Nanocrystal SONOS Memory 3-1 Introduction In the previous chapter, we fabricate the sol-gel-derived
More informationFrom microelectronics down to nanotechnology.
From microelectronics down to nanotechnology sami.franssila@tkk.fi Contents Lithography: scaling x- and y-dimensions MOS transistor physics Scaling oxide thickness (z-dimension) CNT transistors Conducting
More informationEE THERMAL OXIDATION - Chapter 6. Basic Concepts
EE 22 FALL 999-00 THERMAL OXIDATION - Chapter 6 Basic Concepts SiO 2 and the Si/SiO 2 interface are the principal reasons for silicon s dominance in the IC industry. SiO 2 : Easily selectively etched using
More informationinterface reaction kinetics
Thermally oxidized SiO 2 formation on 4H-SiC substrate by considering the interface reaction kinetics Shun Nakatsubo, Tomonori Nishimura, Koji Kita, Kosuke Nagashio and Akira Toriumi Department of Materials
More informationContents. From microelectronics down to nanotechnology
Contents From microelectronics down to nanotechnology sami.franssila@tkk.fi Lithography: scaling x- and y-dimensions MOS transistor physics Scaling oxide thickness (z-dimension) CNT transistors Conducting
More informationContents. From microelectronics down to nanotechnology. Top down nanotechnology. Writing patterns
Contents From microelectronics down to nanotechnology sami.franssila@tkk.fi Lithography: scaling x- and y-dimensions MOS transistor physics Scaling oxide thickness (z-dimension) CNT transistors Conducting
More informationEE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
More informationRu Doping Enhanced Resistive Switching Behavior in InGaZnO Thin Films
Ru Doping Enhanced Resistive Switching Behavior in InGaZnO Thin Films Journal: RSC Advances Manuscript ID RA-ART-01-2016-002174.R1 Article Type: Paper Date Submitted by the Author: 08-Apr-2016 Complete
More informationMake sure the exam paper has 9 pages total (including cover page)
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Fall 2010 EE143 Midterm Exam #2 Family Name First name SID Signature Solution Make sure the exam
More informationELEC 7364 Lecture Notes Summer Si Oxidation. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA
ELEC 7364 Lecture Notes Summer 2008 Si Oxidation by STELLA W. PANG from The University of Michigan, Ann Arbor, MI, USA Visiting Professor at The University of Hong Kong The University of Michigan Visiting
More informationInvestigation of Flexible Memory Elements
50 JOURNAL ON SELECTED TOPICS IN NANO ELECTRONICS AND COMPUTING, VOL. 2, NO. 2, DECEMBER 2014 Investigation of Flexible Memory Elements T. V. Kundozerova and G. B. Stefanovich Abstract A resistive memory
More informationProcess Challenges for 1S-1R Crossbar Memory
Process Challenges for 1S-1R Crossbar Memory W. Kim, M. Frei and M. Pakala OUTLINE Background Crossbar Memory as Storage Class Memory (SCM) Chalcogenide Materials: PCM, OTS Selector Crossbar patterning
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation
More informationZnO-based Transparent Conductive Oxide Thin Films
IEEE EDS Mini-colloquium WIMNACT 32 ZnO-based Transparent Conductive Oxide Thin Films Weijie SONG Ningbo Institute of Material Technology and Engineering, Chinese Academy of Sciences, Ningbo, P. R. China
More informationHigh Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED. Y. H. Lin and C. Y. Liu
High Transmittance Ti doped ITO Transparent Conducting Layer Applying to UV-LED Y. H. Lin and C. Y. Liu Department of Chemical Engineering and Materials Engineering, National Central University, Jhongli,
More informationField effect transistor sensors for liquid media
Field effect transistor sensors for liquid media Water micropollutants: from detection to removal November 26-28, 2018 Orléans 1 OUTLINE Some liquid sensors Dual Gate FET Examples Process of Dual Gate
More informationHBLED packaging is becoming one of the new, high
Ag plating in HBLED packaging improves reflectivity and lowers costs JONATHAN HARRIS, President, CMC Laboratories, Inc., Tempe, AZ Various types of Ag plating technology along with the advantages and limitations
More informationResistive Transition Metal Oxide Memory
Resistive Transition Metal Oxide Memory Senior Project Microelectronic Engineering Wilkie Olin-Ammentorp, Microelectronic Engineering Advisor: Santosh Kurinec 5/11/2015 Introduction to Memory Many different
More informationDesign Consideration and Effect of Parameter Variation on sub-40nm Bulk MOSFET using TCAD Tool
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 4, Number 3 (2011), pp. 267-274 International Research Publication House http://www.irphouse.com Design Consideration
More informationProperties of TiN thin films grown on SiO 2 by reactive HiPIMS
Properties of TiN thin films grown on SiO 2 by reactive HiPIMS Friðrik Magnus 1, Árni S. Ingason 1, Ólafur B. Sveinsson 1, S. Shayestehaminzadeh 1, Sveinn Ólafsson 1 and Jón Tómas Guðmundsson 1,2 1 Science
More informationLow contact resistance a-igzo TFT based on. Copper-Molybdenum Source/Drain electrode
Low contact resistance a-igzo TFT based on Copper-Molybdenum Source/Drain electrode Shi-Ben Hu 1,Hong-Long Ning 1,2, Feng Zhu 1,Rui-QiangTao 1,Xian-Zhe Liu 1, Yong Zeng 1, Ri-Hui Yao 1, Lei Wang 1, Lin-Feng
More informationChapter 2 Capacitive Sensing Electrodes
Chapter 2 Capacitive Sensing Electrodes The capacitive sensing electrodes on the top of a CMOS chip serve as an interface between the microelectronic readout system and the biological/chemical analyte.
More informationCu electroplating in advanced packaging
Cu electroplating in advanced packaging March 12 2019 Richard Hollman PhD Principal Process Engineer Internal Use Only Advancements in package technology The role of electroplating Examples: 4 challenging
More informationRe-building Daniell Cell with a Li-Ion exchange Film
Supplementary Information Re-building Daniell Cell with a Li-Ion exchange Film Xiaoli Dong, Yonggang Wang*, Yongyao Xia Department of Chemistry and Shanghai Key Laboratory of Molecular Catalysis and Innovative
More informationAlumina Nanohoneycombs with Controlled Spatial Ordering of Pore Channels Fabrication, Theory and Properties K.Y. Ng, C. Cheng and A.H.W.
Alumina Nanohoneycombs with Controlled Spatial Ordering of Pore Channels Fabrication, Theory and Properties K.Y. Ng, C. Cheng and A.H.W. Ngan Department of Mechanical Engineering, University of Hong Kong
More informationChallenges and Future Directions of Laser Fuse Processing in Memory Repair
Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.
More informationFounder and CTO, Axon Technologies Corp. Chief Scientist, Adesto Technologies Corp.
Atoms to go Ionic memory and data storage Michael N. Kozicki Professor of Electrical Engineering School of Electrical, Computer, and Energy Engineering, ASU Adjunct Professor, GIST, Korea Visiting Professor,
More informationAjay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University
2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,
More informationA Super Nonlinear Electrodeposition-diffusioncontrolled
Supplementary Information A Super Nonlinear Electrodeposition-diffusioncontrolled Thin Film Selector Xinglong Ji 1, Li Song 1, Wei He 1, Kejie Huang 2, Zhiyuan Yan 1, Shuai Zhong 1, Yishu Zhang 1 and Rong
More informationProject III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS
Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS Project leader: Dr D.N. Kouvatsos Collaborating researchers from other projects: Dr D. Davazoglou Ph.D. candidates: M. Exarchos, L. Michalas
More informationRadiation Tolerant Isolation Technology
Radiation Tolerant Isolation Technology Background The following contains a brief description of isolation technologies used for radiation hardened integrated circuits. The technologies mentioned are junction
More informationAGUS / ( 12 ) United States Patent. ( 10 ) Patent No. : US 10, 002, 664 B2. ( 45 ) Date of Patent : Jun. 19, 2018
( 12 ) United States Patent Vianello et al ( 54 ) NON VOLATILE RESISTIVE MEMORY CELL COMPRISING METAL ELECTRODES AND A SOLID ELECTROLYTE BETWEEN THE METAL ELECTRODES ( 71 ) Applicant : COMMISSARIAT A L
More informationFRONT END PROCESSES - CLEANING, LITHOGRAPHY, OXIDATION ION IMPLANTATION, DIFFUSION, DEPOSITION AND ETCHING
Manufacturing, Cleaning, Gettering - Chapter 4 FRONT END PROCESSES - CLEANING, LITHOGRAPHY, OXIDATION ION IMPLANTATION, DIFFUSION, DEPOSITION AND ETCHING Over the next several weeks, we ll study front
More informationChip and system-level integration technologies for silicon photonics
Chip and system-level integration technologies for silicon photonics Bert Jan Offrein 5th International Symposium for Optical Interconnect in Data Centres Outline The need for integration at component
More informationEnhanced Thermal Conductivity of Polyimide Films via a Hybrid of Micro- and Nano-Sized Boron Nitride
The 2012 World Congress on Advances in Civil, Environmental, and Materials Research (ACEM 12) Seoul, Korea, August 26-30, 2012 Enhanced Thermal Conductivity of Polyimide Films via a Hybrid of Micro- and
More informationThin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material
Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material on any substrate (in principal) Start with pumping down
More information