Ag Plating and Its Impact on Void-Free Ag/Sn Bumping

Size: px
Start display at page:

Download "Ag Plating and Its Impact on Void-Free Ag/Sn Bumping"

Transcription

1 Ag Plating and Its Impact on Void-Free Ag/Sn Bumping Hirokazu Ezawa, Kazuhito Higuchi, Msaharu Seto, Takashi Togasaki, Sachiko Takeda* and Rei Kiumi* Toshiba Corporation Semiconductor Company Advanced ULSI Process Engineering Department 8, Shinsugita-cho, Isogo-ku, Yokohama, , Japan *Ebara Corporation Precison Machinery Group phone: , fax: Abstract We have already developed the eutectic Sn-Ag solder bumping process by alloying Ag/Sn electroplated metal stacks to overcome some problems concerning Sn-Ag alloy plating. As the dimensions of solder bumps shrink, the effect of voids in the solder bumps on electromigration resistance must be discussed. For the Sn-Ag alloy plated bumps, voids in the solder bumps as reflow processed are difficult to be avoided. The large amount of degassed species from the alloy-plated bumps due to strong chemical agents trapped in the plated films has a close relation to generation of voids in the bumps. In contrast, though the stack plating process shows less degassing, micro-voids would be left at the interface of the plated stack as embryos of residual voids in the solder bumps. In this study, surface roughness of the underlying Ag films and degassing behavior of the Ag/Sn stack-plated bumps has been investigated using different types of Ag plating solutions. Gas analyses and X-ray imaging inspections were performed for the Ag/Sn plated stacks. Surface roughness of the underlying Ag layer was also characterized by a laser scanning and Scanning Electron Microscopy. From the experimental results, it has been confirmed that less degassing is the most important issue for the Ag/Sn plated stacks. In addition, improvement of surface roughness of the underlying Ag plated films must not be neglected. Introduction With aggressive miniaturization of feature sizes in ultra large scale integrated (ULSI) circuits on Si devices, flip chip interconnection with more than several thousand solder bumps on a chip has become a reality in first level packaging. For high operating System-On-Chips (SoCs), the concern of soft-error rates due to alpha-particle emission from the radioactive Pb of solder joints has emerged as a liability issue in high functional applications. From environmental concerns, the legislative and market requirements for the ban on Pb materials are crucial to complete the development of Pb-free bumping in time for a 2006 European deadline. Among a wide variety of Pb-free solders, Sn-Ag or Sn-Ag-Cu alloys manufactured by electroplating are successful candidates to replace Pb-containing bumps with Pb-free ones. Sn-Ag alloy plating has the fundamental difficulty in preparing the plating solutions due to a large difference in electrochemical potentials between Sn and Ag. The strong complexing agents must be added in the alloy plating solutions to control reduction of the metal ions. The additives unavoidably remain in the alloy-plated bumps. Voids could be generated in the solder bumps due to desorption and expansion of the gasified additives during solder reflow. In high volume producing lines, the concentration of the metal ions and the additives should be precisely monitored and frequently maintained. This impedes improvement of productivity. Under these circumstances, we have already developed the eutectic Sn-Ag bumping process by alloying Ag/Sn electroplated metal stacks [1]. It has been also confirmed that the Ag/Cu/Sn plated stacks can be completely transformed to the ternary solder alloys [2]. On the basis of the investigation into alloying behavior of the electroplated metal stacks, the novel approach to employ multi-stack electroplating has been qualified to exhibit wide versatility of solder materials and compositions. In the design rule for upcoming high-performance SoCs, each flip-chip solder joint will be required to carry higher than 0.4A. As the bump diameter is shrunk to less than 50µm, electromigration in the solder joints will be a major reliability problem. Current crowding at the cathode end where electron flow enters a solder bump from a global metal line via a final metal pad on a chip has been discussed in terms of nucleation and growth of void [3]. However, if voids reside in solder bumps before high current is applied, they are afraid to be nucleation points for electromigration failure. The random location of the voids in the bumps will cause a wide distribution of the mean-time-to-failure, limiting a maximum current density per solder bump. In the previous publication, evolution behavior of degassing has been characterized for the Sn-Ag alloy plated bumps by thermogravimetry-gas-chromatography/massspectrometry (TG-GC/MS) analysis, together with the X-ray imaging inspection to observe residual voids in the bumps [4]. The results show that the amount of degassed species from the Ag/Sn plated stacks is small compared with that from the Sn-Ag alloy-plated bumps, suggesting that the plated stack has potentially an advantage to reduce residual voids in the bumps because each of the plating solutions in the stack plating does not need the specific chemical additives. However, in the plated Ag/Sn stack, micro-voids are easy to reside at the interface of the metal stack due to rough surface of the underlying Ag films. Figure 1 shows an example of the micro-voids at the rough interface of the Ag/Sn plated stack when a Ag plating condition fluctuates. They will be afraid to be the embryos of growth of voids in the solder bumps during reflow. In this study, the effects of surface roughness of the plated Ag films and degassing behavior of the Ag/Sn stack plated bumps on generation of voids in the bumps has been investigated using different types of Ag plating solutions /05/$ IEEE 107

2 Sn (50µm) Ag (2µm) Figure 1. Cross-sectional SEM image of a Ag/Sn electroplated metal stack under an inadequate plating condition. Bumping process The Ti/Ni/Pd barrier film stack of a thickness of 0.45µm was deposited on thermally oxidized (100) Si wafers by a magnetron sputtering system with a base pressure of less than 10-6 Pa. A nega-type photoresist with a thickness of more than 50µm was then applied to the wafer, and conventional lithographic exposure and wet chemical development decided the size and location of the openings for electroplating in the resist mask. To fill the openings, electroplating of 2µm thick Ag was first performed and, then, 50µm thick Sn was deposited in the openings. After the resist mask was removed, exposing the plated metal stacks, the barrier film stack was selectively etched off and removed all the film from the field area between the plated metal stacks. The details of the process are described in the other publication [1]. To know the degassed species from electroplated films, TG-GC/MS analysis was performed for the single plated Sn bumps and the Ag/Sn stack-plated bumps. The sample chips were rectangles with a size of 6.0mm 10.0mm, sawed from the 200mm bump fabricated wafers. The sample chip had area-arrayed bumps with a pitch of 200µm. Each measurement used more than 10 chips including about bumps. TG-GC/MS involved heating the samples up to 300 C with a rate of 10 C/min. Solder bumps were inspected by X-ray imaging to observe voids. The inspection ignores small voids with less than 10µm in diameter due to the lack of resolution. (a) (b) Experimental In this study, two types of Ag plating were employed. A conventional silver alkane sulfonic acid (Ag(CH 3 SO 3 )) based solution adding a nonionic surfactant was prepared. The Ag metal content was 5g/l. The temperature of the plating solution was controlled at 20 C. The other Ag plating was performed using a silver iodide (AgI) solution with a potassium iodide electrolyte at 30 C. The Ag metal content was 30g/l. The Sn(CH 3 SO 3 ) based plating solution adding a nonionic surfactant was also prepared. The Sn metal content was 60g/l. Sn electroplating was performed with a current density of 10mA/cm 2 at 20 C. Polarization curves were obtained for the Ag solutions using the reference electrode of Hg/HgSO 4 /H 2 SO 4 and the working electrode of Pt that rotates at 0 to 4000rpm to know stability of the solutions under high current densities. The surface morphology of the Ag plated films was characterized by a laser scanning microscopy and Scanning Electron Microscopy (SEM). Laser scanning was performed for 80µm squared areas of the surface of the Ag plated films. Surface roughness is defined in terms of the equation, Ra=1/L dx, where Ra is the centerline average roughness, x is the axis of the scan, L is the profile sample distance in the x-direction, and is the surface deviation measured from the centerline. 108 Figure 2. Polarization curves for non-cyanide Ag plating solutions based on (a) Ag(CH 3 SO 3 ) and (b) AgI. Results and discussion Ag plating Figure 2 shows the polarization curves for Ag plating solutions. The potential, at which deposition starts, and the limiting current density at 0rpm are 0.02V and 1.4mA/cm 2 for the Ag(CH 3 SO 3 ) solution, respectively. For the AgI solution, they are -0.83V and 9.0mA/cm 2, respectively. This result has

3 confirmed that the AgI solution shows a wide process window for Ag plating. Figure 3 shows the SEM images of the surfaces of the Ag plated films under different current densities. In the Ag plating using the Ag(CH3SO3) solution, as shown in Figure 3(a), porous Ag films were obtained at current densities of higher than 10mA/cm2. No significant change of surface roughness was observed for the Ag films plated by the AgI solution in Figure 3(b). In Figure 4, the surface roughness of the plated Ag films, determined by laser-scanning, is plotted against the plating current density. At less than 10mA/cm2 plating current densities, a slight decrease in Ra was observed with increasing the plating current density for the Ag films plated using the Ag(CH3SO3) solution. In contrast, the Ra value of the Ag film plated by the AgI solution was not significantly changed at increased plating current densities up to 50mA/cm2. In general, the amount of chemical additives trapped in plated films increases with increasing plating current density. To know the effect of the Ag film properties on generation of voids in the Ag/Sn plated bumps, the Ag plating by the AgI solution can extend the investigation up to higher plating current densities. Figure 4. Surface roughness of Ra, measured by a laser scanning vs. plating current densities for the Ag films plated using the Ag(CH3SO3) solution and the AgI solution, represented by the open circles and the closed circles, respectively. Figure 3. SEM images of the surface of Ag films plated using (a) the Ag(CH3SO3) solution and (b) the AgI solution at different current densities. Organic gasses of masses over 100 were not detected. Desorption of H2O and CO2 can be identified by the spectra of masses 18 and 44, respectively. Though the other masses would be considered as hydrocarbon gasses, they cannot be clearly identified at present. Mass peaks of m/z=43, 57, 71 and 85 emerged with a periodic pitch of mass 14 (N, CH2), Degassing behavior and X-ray inspection which might be caused by decomposition of some organic Figure 5 shows the mass-spectra of degassed species from compounds. The mass peak of m/z=27 at 258 C could also the single plated Sn bumps detected at 70 C, 178 C and result from decomposition of mass 44, freeing mass 16 (O, 258 C. The evolutions of m/z=18, 41, 43, 44, 57, 71 and 85 CH4, NH2). More precise investigation must be required to were detected by indexing mass numbers in comparison with know if unidentified organic gasses are due to decomposition predictable distributions of mass-peaks as close as possible. of chemical additives in the plating solution. Figure 6 shows a typical example of the mass spectra of degassed species from the Ag/Sn plated stack. The underlying Ag was electroplated at a current density of 50mA/cm2 using 109

4 the AgI solution. The evolutions of m/z=18, 41, 43 and 44 were detected for the Ag/Sn plated stack. It should be noted that the intensity of the other peaks observed for the single plated Sn bumps in Figure 5 looks weak at the expense of the higher intensity of the major peaks in Figure 6. No mass peaks of masses over 100 were detected for the Ag/Sn plated stack. Figure 7 shows the degassing profiles for m/z=18, 41, 43 and 44 with increasing the temperature of the Ag/Sn plated stacks. In the profile of H 2 O for the sample with the Ag plating current density of 50mA/cm 2, steep evolution started around 230 C where melting of the bumps would occur and, then, a maximum evolution rate was observed at approximately 245 C. In the profile of mass 41, a maximum was observed around 270 C. Similar degassing behavior was observed for the Ag/Sn stack with the Ag plating current density of 10mA/cm 2. By integrating the evolution-rate curves, the amounts of the degassed species in the unit of wtppm are summarized in Table 1. The total amount of degassing species slightly increases with increasing the Ag plating current density from 10mA/cm 2 to 50mA/cm 2. After the gas analyses, X-ray inspection was performed for the bumps on the degas-measured samples. Figure 8 shows the X-ray images for Sn-Ag bumps by the Ag/Sn plated stacks with the underlying Ag films plated using the AgI solution. Large voids were observed in the Ag/Sn stacks with the Ag film plated at a current density of 50mA/cm 2. In contrast, in the case of the Ag film plated at a current density of 10mA/cm 2, tiny voids were found near the edges of the Ag/Sn stack plated bumps. As shown in Figure 3 and Figure 4, the underlying Ag films plated using the AgI solution do not show significant changes of surface roughness within the range of the plating current density from 10mA/cm 2 to 50mA/cm 2. Thus, the effect of surface roughness of the Ag plated films on generation of voids in the bumps can be ruled out in the discussion about the results of X-ray images. Degassing behavior can dominantly account for the significant difference in the appearance of voids in the Ag/Sn plated stacks as shown in Figure 8. It should be noted that, in these experiments, the Ag/Sn plated stacks have undergone a simulated reflow operation with heating the samples at a rate of 10 C /min up to 300 C in a specific chamber for TG-GC/MS, where no reflow flux was actually coated on the plated metal stacks. In this study, the impact of reflow flux and soldering on generation of voids in solder bumps is not considered. However, the results of the gas analyses together with the X-ray images suggest that less degassing of the plated stacks leads to fewer voids in the bumps. Figure 5. Mass spectra of degassed species from the Sn plated bumps at 70 C, 178 C and 258 C. Figure 5. Mass spectra of degassed species from the plated Sn bumps at 70 C, 243 C and 258 C Figure 6. Mass spectra of degassed species from the Ag/Sn plated stack at 246 C and 271 C. The underlying Ag was plated at 50mA/cm 2 using the AgI solution. 110

5 Figure 7. Degassing profiles for masses 18, 41, 43 and 44 with a heating rate of 10 C/min for the Ag/Sn plated stacks. Figure 8. X-ray images of Sn-Ag bumps by the Ag/Sn plated stacks with underlying Ag plated at the current densities of (a) 10mA/cm 2 and (b) 50mA/cm 2 using the AgI solution, observed after degas analyses. In the previous study, degassing behavior of the Sn-Ag alloy plated bumps using a conventional CH 4 SO 3 based solution has been characterized by evolutions of organis gases of over 100 massses[4], summarizing the previous results in Table 2 for the Sn-Ag alloy plated bumps and the Ag/Sn stack plated bumps with underlying Ag plated using a Ag(CH 3 SO 3 ) solution. Figure 9 also shows the previous results of X-ray void inspection for them[4]. According to the previous study, large amounts of strong complexing agents trapped in the Sn- Ag alloy plated bumps would be degassed during annealing for gas analyses, resulting in generation of some large voids in the bumps. The Ag/Sn stack plating process does not need specific chemical agents in plating solutions. This may cause reduction of the amounts of degassed species from the Ag/Sn plated stacks as shown in Table 2, leading to no detection of voids in the bumps as shown in Figure 9. In this study, in the Ag/Sn stack plating process, the Ag(CH 3 SO 3 ) solution is replaced with the AgI solution, as is described above. As shown in the tables, the amount of degassed H 2 O for the stacks with Ag plated by the AgI solution is less than that by the Ag(CH 3 SO 3 ) solution. In contrast, less degassing of masses 41, 43 and 44 is remarkable for the stacks with Ag plated by the Ag(CH 3 SO 3 ) solution. This suggests that less chemical addtives trapped in the underlying Ag films will be required to realize void-free bumping. Comparing Figure 8(a) with Figure 9(b) at a plating current density of 10mA/cm 2 for the underlying Ag layer of the Ag/Sn stacks, the AgI solution provides more voids in the stacks than the Ag(CH 3 SO 3 ) solution after gas analyses. The appearance of voids in the bumps may be due to the exisitence of micro-voids at the interface of the plated stacks before annealing.the difference in surface roughness between the Ag films, as shown in Figure 4, must be also considered to realize void-free solder bumping. For future fine-pitch solder joints of flip chip interconnect, a wide distribution of electromigration failure rate due to the exisitence of voids in solder bumps will restrict the design rule for SoCs. For the reason, a void-free scheme will be crucial to the viability of solder bumping for future device generations. Conclusion The effects of degassing behavior of the Ag/Sn plated stacks and surface roughness of the underlying Ag films on generation of voids in the solder bumps have been investigated in this study. Compared with a Ag(CH 3 SO 3 ) plating solution, the Ag plating using a AgI solution extended the investigation to higher plating current densities. The experimental results suggest that less degassing leads to fewer residual voids in the stack plated bumps. It has been confirmed that the appearance of voids in the Ag/Sn plated stacks after annealing depends strongly on degassing behavior of the plated stacks. However, surface roughness of the underlying Ag films must be also considered to eliminate embryos of voids which would reside around the interface of the plated stacks. 111

6 Figure 9. X-ray images of Sn-Ag bumps by (a) Sn-Ag alloy plating and (b) the Ag/Sn stack plating with underlying Ag plated using the Ag(CH 3 SO 3 ) solution, observed after degas analyses [4]. Acknowledgments The assistance from Ebara Corporation in helpful discussions with Nobutoshi Saito, Dr. Fumio Kuriyama of Precision Machinery Group is gratefully appreciated. The authors also wish to thank Toray Research Center, Inc. for TG-GC/MS analyses. References 1. H. Ezawa, M. Miyata, S. Honma, H. Inoue, T. Tokuoka, J. Yoshioka, and M. Tsujimura, Eutectic Sn-Ag Solder Bump Process for ULSI Flip Chip Technology, IEEE Trans.Elecronics Packaging Manufacturing, Vol. 24,No.4 (2001),pp H.Ezawa, M. Miyata, M. Seto, and S. Honma, Pb-free Bumping by Alloying Electroplated Metal Stacks, Proceedings of 53 rd Electronic Components & Technology Conference, 2003, pp K. N. Tu, Recent advances on electromigration in verylarge-scale-integration of interconnects, J. Appl. Phys. Vol.94, No.9(2003),pp H.Ezawa, M.Seto, and H.Katsumata, Pb-Free Bumping for High-Performance SoCs, Proceedings of 54 th Electronic Components & Technology Conference, 2004, pp Table 1. The amounts of degassed species under different Ag plating conditions using the AgI solution. m/z Degassed species Ag(50mA/cm 2 ) / Sn stack Ag(10mA/cm 2 ) / Sn stack 18 H 2 O Hydrocarbon Hydrocarbon CO Total amount (wtppm) Table 2. The amounts of degassed species for Sn-Ag alloy plated bumps and Ag/Sn plated stacks [4]. m/z Degassed species Sn-Ag alloy-plated Bumps Ag(Ag(CH 3 SO 3 ))/Sn stack 18 H 2 O Hydrocarbon CO Organic gas 26.9 Not detected Total amount (wtppm)

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong

More information

Supplementary Materials for

Supplementary Materials for www.sciencemag.org/cgi/content/full/336/6084/1007/dc1 Supplementary Materials for Unidirectional Growth of Microbumps on (111)-Oriented and Nanotwinned Copper Hsiang-Yao Hsiao, Chien-Min Liu, Han-wen Lin,

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

1 Thin-film applications to microelectronic technology

1 Thin-film applications to microelectronic technology 1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.

More information

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin

TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin Advanced Materials Research Centre (AMREC), SIRIM Berhad, Lot 34, Jalan Hi-Tech 2/3, Kulim

More information

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation

Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine

More information

Phase Formation in Gold-Tin Alloys Electroplated from a Non-cyanide Bath

Phase Formation in Gold-Tin Alloys Electroplated from a Non-cyanide Bath Phase Formation in Gold-Tin Alloys Electroplated from a Non-cyanide Bath Yahui Zhang and Douglas G. Ivey Department of Chemical and Materials Engineering, University of Alberta, Edmonton, Alberta, Canada

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)

More information

Method For Stripping Copper In Damascene Interconnects >>>CLICK HERE<<<

Method For Stripping Copper In Damascene Interconnects >>>CLICK HERE<<< Method For Stripping Copper In Damascene Interconnects Damascene, or acid copper plating baths, have been in use since the mid 19th century on decorative items and machinery.1,2 The process generally uses

More information

ENS 06 Paris, France, December 2006

ENS 06 Paris, France, December 2006 CARBON NANOTUBE ARRAY VIAS FOR INTERCONNECT APPLICATIONS Jyh-Hua ng 1, Ching-Chieh Chiu 2, Fuang-Yuan Huang 2 1 National Nano Device Laboratories, No.26, Prosperity Road I, Science-Based Industrial Park,

More information

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,

More information

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and

More information

Mean-time-to-failure study of flip chip solder joints on CuÕNi V ÕAl thin-film under-bump-metallization

Mean-time-to-failure study of flip chip solder joints on CuÕNi V ÕAl thin-film under-bump-metallization JOURNAL OF APPLIED PHYSICS VOLUME 94, NUMBER 9 1 NOVEMBER 2003 Mean-time-to-failure study of flip chip solder joints on CuÕNi V ÕAl thin-film under-bump-metallization W. J. Choi, a) E. C. C. Yeh, b) and

More information

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition Mat. Res. Soc. Symp. Proc. Vol. 784 2004 Materials Research Society C7.7.1 Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical

More information

Advanced Copper Column Based Solder Bump for Flip Chip Interconnection

Advanced Copper Column Based Solder Bump for Flip Chip Interconnection Advanced Copper Column ased Solder ump for Flip Chip Interconnection Advanced Copper Column ased Solder ump for Flip Chip Interconnection Hiroshi Yamada, Takashi Togasaki, Kazuki Tateyama, and Kazuhito

More information

Flip Chip Bump Electromigration Reliability: A comparison of Cu Pillar, High Pb, SnAg, and SnPb Bump Structures

Flip Chip Bump Electromigration Reliability: A comparison of Cu Pillar, High Pb, SnAg, and SnPb Bump Structures Flip Chip Bump Electromigration Reliability: A comparison of Cu Pillar,,, and SnPb Bump Structures Ahmer Syed, Karthikeyan Dhandapani, Lou Nicholls, Robert Moody, CJ Berry, and Robert Darveaux Amkor Technology

More information

Yasunori Chonan 1,2,, Takao Komiyama 1, Jin Onuki 1, Ryoichi Urao 2, Takashi Kimura 3 and Takahiro Nagano Introduction

Yasunori Chonan 1,2,, Takao Komiyama 1, Jin Onuki 1, Ryoichi Urao 2, Takashi Kimura 3 and Takahiro Nagano Introduction Materials Transactions, Vol. 43, No. 8 (2002) pp. 1840 to 1846 Special Issue on Lead-Free Electronics Packaging c 2002 The Japan Institute of Metals Influence of Phosphorus Concentration in Electroless

More information

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy

More information

Overview of Dual Damascene Cu/Low-k Interconnect

Overview of Dual Damascene Cu/Low-k Interconnect ERC Retreat Stanford: New Chemistries & Tools for scco 2 Processing of Thin Films Overview of Dual Damascene Cu/Low-k Interconnect P. Josh Wolf 1,4 - Program Manager, Interconnect Div. josh.wolf@sematech.org

More information

LS720V Series. Comparison of crack progression between Sn-Cu-Ni-Ge and M773. Development of Ag-free/M773 alloy

LS720V Series. Comparison of crack progression between Sn-Cu-Ni-Ge and M773. Development of Ag-free/M773 alloy LS72V Series Low-Ag/Ag-free solder pastes with lower void Reduces voids by improving fluidity of flux during solder melting Reduces voids even in bottom surface electrode type components by improving solder

More information

A study aimed at characterizing the interfacial structure in a tin silver solder on nickel-coated copper plate during aging

A study aimed at characterizing the interfacial structure in a tin silver solder on nickel-coated copper plate during aging Sādhanā Vol. 33, Part 3, June 2008, pp. 251 259. Printed in India A study aimed at characterizing the interfacial structure in a tin silver solder on nickel-coated copper plate during aging D C LIN 1,

More information

Reaction of Sn-Bearing Solders with Nickel-based Under Bump Metallisations

Reaction of Sn-Bearing Solders with Nickel-based Under Bump Metallisations STR/03/069/ST Reaction of Sn-Bearing Solders with Nickel-based Under Bump Metallisations G. Qi, M. He and Z. Chen Abstract This work relates to wafer bumping technologies for flip chip packaging applications

More information

SIDE WALL WETTING INDUCED VOID FORMATION DUE TO SMALL SOLDER VOLUME IN MICROBUMPS OF Ni/SnAg/Ni UPON REFLOW

SIDE WALL WETTING INDUCED VOID FORMATION DUE TO SMALL SOLDER VOLUME IN MICROBUMPS OF Ni/SnAg/Ni UPON REFLOW SIDE WALL WETTING INDUCED VOID FORMATION DUE TO SMALL SOLDER VOLUME IN MICROBUMPS OF Ni/SnAg/Ni UPON REFLOW Y. C. Liang 1, C. Chen 1, *, and K. N. Tu 2 1 Department of Materials Science and Engineering,

More information

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The

More information

Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation.

Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation. Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation. B. Salam +, N. N. Ekere, D. Rajkumar Electronics Manufacturing Engineering

More information

Czochralski Crystal Growth

Czochralski Crystal Growth Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling

More information

Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement

Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement Mat. Res. Soc. Symp. Proc. Vol. 766 2003 Materials Research Society E1.4.1 Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement C. Witt a,b,k.pfeifer a,c a International

More information

Optimizing Immersion Silver Chemistries For Copper

Optimizing Immersion Silver Chemistries For Copper Optimizing Immersion Silver Chemistries For Copper Ms Dagmara Charyk, Mr. Tom Tyson, Mr. Eric Stafstrom, Dr. Ron Morrissey, Technic Inc Cranston RI Abstract: Immersion silver chemistry has been promoted

More information

High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices

High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices Kato et al.: High-Temperature-Resistant Interconnections (1/6) [Technical Paper] High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices

More information

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,

More information

Low Thermal Budget NiSi Films on SiGe Alloys

Low Thermal Budget NiSi Films on SiGe Alloys Mat. Res. Soc. Symp. Proc. Vol. 745 2003 Materials Research Society N6.6.1 Low Thermal Budget NiSi Films on SiGe Alloys S. K. Ray 1,T.N.Adam,G.S.Kar 1,C.P.SwannandJ.Kolodzey Department of Electrical and

More information

Australian Journal of Basic and Applied Sciences

Australian Journal of Basic and Applied Sciences AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Thickness Dependence of The Surface Roughness of Micro Contact Deposited By Dc Magnetron

More information

Optimizing Immersion Silver Chemistries For Copper

Optimizing Immersion Silver Chemistries For Copper Optimizing Immersion Silver Chemistries For Copper Ms Dagmara Charyk, Mr. Tom Tyson, Mr. Eric Stafstrom, Dr. Ron Morrissey, Technic Inc Cranston RI Abstract: Immersion silver chemistry has been promoted

More information

Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages

Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages by Ming-Che Hsieh STATS ChipPAC Taiwan Co. Ltd. Copyright 2013. Reprinted from 2013 International Microsystems,

More information

Lead Free Solder for Flip Chip

Lead Free Solder for Flip Chip Lead Free Solder for Flip Chip Zhenwei Hou & R. Wayne Johnson Laboratory for Electronics Assembly & Packaging Auburn University 162 Broun Hall, ECE Dept. Auburn, AL 36489 USA 334-844-1880 johnson@eng.auburn.edu

More information

3D-WLCSP Package Technology: Processing and Reliability Characterization

3D-WLCSP Package Technology: Processing and Reliability Characterization 3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging

More information

Atmosphere Effect on Soldering of Flip Chip Assemblies. C. C. Dong Air Products and Chemicals, Inc. U.S.A.

Atmosphere Effect on Soldering of Flip Chip Assemblies. C. C. Dong Air Products and Chemicals, Inc. U.S.A. Atmosphere Effect on Soldering of Flip Chip Assemblies C. C. Dong Air Products and Chemicals, Inc. U.S.A. Atmosphere Effect on Soldering of Flip Chip Assemblies Abstract An experimental study was conducted

More information

Ruthenium Oxide Films Prepared by Reactive Biased Target Sputtering

Ruthenium Oxide Films Prepared by Reactive Biased Target Sputtering Ruthenium Oxide Films Prepared by Reactive Biased Target Sputtering Hengda Zhang Anthony Githinji 1. Background RuO2 in both crystalline and amorphous forms is of crucial importance for theoretical as

More information

Effect of Multiple Flip-Chip Assembly on Joint Strength of AuSn solder in Hybrid Compact Optoelectronic Module

Effect of Multiple Flip-Chip Assembly on Joint Strength of AuSn solder in Hybrid Compact Optoelectronic Module 1 Effect of Multiple Flip-Chip Assembly on Joint Strength of AuSn solder in Hybrid Compact Optoelectronic Module K.-M. Chu, Student Member, IEEE, J.-S. Lee, H. Oppermann, G. Engelmann, J. Wolf, H. Reichl,

More information

JOINT INDUSTRY STANDARD

JOINT INDUSTRY STANDARD JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About

More information

Fused-Salt Electrodeposition of Thin-Layer Silicon

Fused-Salt Electrodeposition of Thin-Layer Silicon NREL/CP-450-22928 UC Category: 1250 Fused-Salt Electrodeposition of Thin-Layer Silicon J.T. Moore, T.H. Wang, M.J. Heben, K. Douglas, and T.F. Ciszek Presented at the 26th IEEE Photovoltaic Specialists

More information

HBLED packaging is becoming one of the new, high

HBLED packaging is becoming one of the new, high Ag plating in HBLED packaging improves reflectivity and lowers costs JONATHAN HARRIS, President, CMC Laboratories, Inc., Tempe, AZ Various types of Ag plating technology along with the advantages and limitations

More information

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. SESSION 14 MATERIALS AND PROCESSES FOR ADVANCED PACKAGING UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. Eric Schulte 1, Gilbert Lecarpentier 2 SETNA Corporation

More information

Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics

Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics Michael Girardi, Daric Laughlin, Philip Abel, Steve Goldammer, John Smoot NNSA s Kansas City Plant managed by Honeywell

More information

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges

More information

Electromigration in Sn Pb solder strips as a function of alloy composition

Electromigration in Sn Pb solder strips as a function of alloy composition JOURNAL OF APPLIED PHYSICS VOLUME 88, NUMBER 10 15 NOVEMBER 2000 Electromigration in Sn Pb solder strips as a function of alloy composition C. Y. Liu, a) Chih Chen, b) and K. N. Tu c) Department of Materials

More information

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor

More information

Investigation on the development of intermetallic phases in electrodeposited lead-free solder Au/Sn based stacks

Investigation on the development of intermetallic phases in electrodeposited lead-free solder Au/Sn based stacks Investigation on the development of intermetallic phases in electrodeposited lead-free solder / based stacks Io Mizushima and Peter Torben Tang IPU, Denmark outlooks 1. Introduction 2. Experimental procedure

More information

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process Chapter 3 A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process 3.1 Introduction Low-temperature poly-si (LTPS) TFTs

More information

Thermal cyclic test for Sn-4Ag-0.5Cu solders on high P Ni/Au and Ni/Pd/Au surface finishes

Thermal cyclic test for Sn-4Ag-0.5Cu solders on high P Ni/Au and Ni/Pd/Au surface finishes Journal of Mechanical Engineering and Sciences (JMES) ISSN (Print): 2289-4659; e-issn: 2231-8380; Volume 9, pp. 1572-1579, December 2015 Universiti Malaysia Pahang, Malaysia DOI: http://dx.doi.org/10.15282/jmes.9.2015.4.0152

More information

UHF-ECR Plasma Etching System for Gate Electrode Processing

UHF-ECR Plasma Etching System for Gate Electrode Processing Hitachi Review Vol. 51 (2002), No. 4 95 UHF-ECR Plasma Etching System for Gate Electrode Processing Shinji Kawamura Naoshi Itabashi Akitaka Makino Masamichi Sakaguchi OVERVIEW: As the integration scale

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Production-scale Flux-free Bump Reflow Using Electron Attachment

Production-scale Flux-free Bump Reflow Using Electron Attachment Production-scale Flux-free Bump Reflow Using Electron Attachment C. Christine Dong, Richard E. Patrick, Gregory K. Arslanian, Tim Bao Kail Wathne, and Phillip Skeen Air Products and Chemicals, Inc., Allentown,

More information

Jeong et al.: Effect of the Formation of the Intermetallic Compounds (1/7)

Jeong et al.: Effect of the Formation of the Intermetallic Compounds (1/7) Jeong et al.: Effect of the Formation of the Intermetallic Compounds (1/7) Effect of the Formation of the Intermetallic Compounds between a Tin Bump and an Electroplated Copper Thin Film on both the Mechanical

More information

Shear Strength in Solder Bump Joints for High Reliability Photodiode Packages

Shear Strength in Solder Bump Joints for High Reliability Photodiode Packages Materials Transactions, Vol. 44, No. 10 (2003) pp. 2163 to 2168 #2003 The Japan Institute of Metals Shear Strength in Solder Bump Joints for High Reliability Photodiode Packages Chong-Hee Yu 1, Kyung-Seob

More information

The Effect of Fillers in Nonconductive Adhesive on the Reliability of Chip-on-Glass Bonding with Sn/Cu Bumps

The Effect of Fillers in Nonconductive Adhesive on the Reliability of Chip-on-Glass Bonding with Sn/Cu Bumps Materials Transactions, Vol. 52, No. 11 (2011) pp. 2106 to 2110 #2011 The Japan Institute of Metals The Effect of Fillers in Nonconductive Adhesive on the Reliability of Chip-on-Glass Bonding with Sn/Cu

More information

Cu electroplating in advanced packaging

Cu electroplating in advanced packaging Cu electroplating in advanced packaging March 12 2019 Richard Hollman PhD Principal Process Engineer Internal Use Only Advancements in package technology The role of electroplating Examples: 4 challenging

More information

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING Lynne Michaelson 1, Anh Viet Nguyen 2, Krystal Munoz 1, Jonathan C. Wang

More information

MEPTEC Semiconductor Packaging Technology Symposium

MEPTEC Semiconductor Packaging Technology Symposium MEPTEC Semiconductor Packaging Technology Symposium Advanced Packaging s Interconnect Technology Process Shift and Direction October 23, 2014 Jay Hayes- Director of Business Development -Bumping and Flip

More information

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high vacuum ~10-7 torr Removes residual gases eg oxygen from

More information

Interfacial Reactions between the Sn-9Zn Solder and Au/Ni/SUS304 Multi-layer Substrate

Interfacial Reactions between the Sn-9Zn Solder and Au/Ni/SUS304 Multi-layer Substrate , July 6-8, 2011, London, U.K. Interfacial Reactions between the Sn-9Zn Solder and Au/Ni/SUS304 Multi-layer Substrate *Yee-Wen Yen 1, Chien-Chung Jao 2, Kuo-Sing Chao 1, Shu-Mei Fu Abstract Sn-9Zn lead-free

More information

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong 10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,

More information

Direct Electroless Silver Plating on Copper Metal from Succinimide Complex Bath Using Imidazole as the Reducing Agent

Direct Electroless Silver Plating on Copper Metal from Succinimide Complex Bath Using Imidazole as the Reducing Agent Technical Paper Direct Electroless Silver Plating on Copper Metal from Succinimide Complex Bath Using Imidazole as Reducing Agent Hidemi NAWAFUNE*, Keiko SHIROGUCHI**, Shozo MIZUMOTO*, Yasuhito KOHASHI***

More information

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process by Kozue Yabusaki * and Hirokazu Sasaki * In recent years the FIB technique has been widely used for specimen

More information

Simple fabrication of highly ordered AAO nanotubes

Simple fabrication of highly ordered AAO nanotubes Journal of Optoelectronic and Biomedical Materials Volume 1, Issue 1, March 2009, p. 79-84 Simple fabrication of highly ordered AAO nanotubes N. Taşaltin a, S. Öztürk a, H. Yüzer b, Z. Z. Öztürk a,b* a

More information

All-solid-state Li battery using a light-weight solid electrolyte

All-solid-state Li battery using a light-weight solid electrolyte All-solid-state Li battery using a light-weight solid electrolyte Hitoshi Takamura Department of Materials Science, Graduate School of Engineering, Tohoku University Europe-Japan Symposium, Electrical

More information

By Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany

By Ron Blankenhorn, Pac Tech USA, Santa Clara, Calif., and Thomas Oppert, Pac Tech GbmH, Nauen, Germany INTRODUCTION Modern microelectronic products require packages that address the driving forces of reduced size and weight, as well as increased performance at high frequencies. Flipchip and direct chip

More information

Inductively Coupled Plasma Etching of Pb(Zr x Ti 1 x )O 3 Thin Films in Cl 2 /C 2 F 6 /Ar and HBr/Ar Plasmas

Inductively Coupled Plasma Etching of Pb(Zr x Ti 1 x )O 3 Thin Films in Cl 2 /C 2 F 6 /Ar and HBr/Ar Plasmas Korean J. Chem. Eng., 19(3), 524-528 (2002) Inductively Coupled Plasma Etching of Pb(Zr x Ti 1 x )O 3 Thin Films in Cl 2 /C 2 F 6 /Ar and HBr/Ar Plasmas Chee Won Chung, Yo Han Byun and Hye In Kim Department

More information

IPC / SMTA Cleaning Workshop November 16, 2010

IPC / SMTA Cleaning Workshop November 16, 2010 Electrical Failures IPC / SMTA Cleaning Workshop November 16, 2010 Content Technology Innovation Device Interactions Tin Whiskers Soil Effects Complexities Rapid Technology Innovation More performance

More information

METAL FINISHING. (As per revised VTU syllabus: )

METAL FINISHING. (As per revised VTU syllabus: ) METAL FINISHING (As per revised VTU syllabus: 2015-16) Definition: It is a process in which a specimen metal (article) is coated with another metal or a polymer in order to modify the surface properties

More information

Via Filling: Challenges for the Chemistry in the Plating Process

Via Filling: Challenges for the Chemistry in the Plating Process Via Filling: Challenges for the Chemistry in the Plating Process Mike Palazzola Nina Dambrowsky and Stephen Kenny Atotech Deutschland GmbH, Germany Abstract Copper filling of laser drilled blind micro

More information

1.1 Background Cu Dual Damascene Process and Cu-CMP

1.1 Background Cu Dual Damascene Process and Cu-CMP Chapter I Introduction 1.1 Background 1.1.1 Cu Dual Damascene Process and Cu-CMP In semiconductor manufacturing, we always directed toward adding device speed and circuit function. Traditionally, we focused

More information

CLAD MATERIAL ~ FINE CLAD is a solution for high density, low cost PWB.

CLAD MATERIAL ~ FINE CLAD is a solution for high density, low cost PWB. ~ CLAD MATERIAL ~ FINE CLAD is a solution for high density, low cost PWB. Principle of bonding technique Principle of bonding technique Step 1 Material A, B In vacuum Step 2 Surface activated treatment

More information

OMIKRON IMMERSION WHITE TIN. Florida CirTech, Inc. Greeley, Colorado USA. Revised 2/19/98

OMIKRON IMMERSION WHITE TIN. Florida CirTech, Inc. Greeley, Colorado USA. Revised 2/19/98 OMIKRON TM IMMERSION WHITE TIN Revised 2/19/98 Florida CirTech, Inc. C T Florida CirTech, Inc. 1309 North 17th Avenue Greeley, CO 80631 Telephone: 1-800-686-6504 Fax: (970) 346-8331 Table of Contents Pages

More information

TECHNICAL INFORMATION. Dispensing LEAD FREE No-clean SOLDER PASTE S3X58 - M406D. [ Contents ]

TECHNICAL INFORMATION. Dispensing LEAD FREE No-clean SOLDER PASTE S3X58 - M406D. [ Contents ] Lead free SOLUTIONS you can TRUST TECHNICAL INFORMATION Dispensing LEAD FREE No-clean SOLDER PASTE S3X58 - M406D [ Contents ] 1. FEATURES...Page 2 2. SPECIFICATIONS... 2 3. ALLOY PROPERTIES... 3 4. DISPENSABILITY...

More information

Supporting Information for. Exploring a wider range of Mg-Ca-Zn metallic glass as biocompatible alloys using combinatorial sputtering

Supporting Information for. Exploring a wider range of Mg-Ca-Zn metallic glass as biocompatible alloys using combinatorial sputtering Electronic Supplementary Material (ESI) for ChemComm. This journal is The Royal Society of Chemistry 2017 Supporting Information for Exploring a wider range of Mg-Ca-Zn metallic glass as biocompatible

More information

Lead Free Surface Mount Technology. Ian Wilding BSc Senior Applications Engineer Henkel Technologies

Lead Free Surface Mount Technology. Ian Wilding BSc Senior Applications Engineer Henkel Technologies Lead Free Surface Mount Technology Ian Wilding BSc Senior Applications Engineer Henkel Technologies Overview of the Presentation First contact: Impact on the production operator Packaging Labelling Impact

More information

RELIABILITY IMPACT OF COPPER-DOPED EUTECTIC TIN-LEAD BUMP AND ITS VOIDING UPON FLIP CHIP ASSEMBLIES

RELIABILITY IMPACT OF COPPER-DOPED EUTECTIC TIN-LEAD BUMP AND ITS VOIDING UPON FLIP CHIP ASSEMBLIES RELIABILITY IMPACT OF COPPER-DOPED EUTECTIC TIN-LEAD BUMP AND ITS VOIDING UPON FLIP CHIP ASSEMBLIES David Ihms and Shing Yeh Delphi Electronics & Safety Kokomo, IN, USA david.w.ihms@delphi.com and shing.yeh@delphi.com

More information

Lecture 22: Integrated circuit fabrication

Lecture 22: Integrated circuit fabrication Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................

More information

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply

Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics

More information

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection

More information

SUPPLEMENTARY INFORMATION

SUPPLEMENTARY INFORMATION High Electrochemical Activity of the Oxide Phase in Model Ceria- and Ceria-Ni Composite Anodes William C. Chueh 1,, Yong Hao, WooChul Jung, Sossina M. Haile Materials Science, California Institute of Technology,

More information

M705-GRN360 K-Series

M705-GRN360 K-Series Senju Metal Industry Co.,Ltd. High-Reliability Lead-Free Solder Paste M705-GRN360 K-Series Manufacturer Senju Metal Industry Co.,Ltd. 23 Senju Hashido-cho, Adachi-Ku, Tokyo, Japan Phone: +81-33888-5156

More information

Investigation of the oxidation process at the coppersolder interface with atomic force microscopy

Investigation of the oxidation process at the coppersolder interface with atomic force microscopy Investigation of the oxidation process at the coppersolder interface with atomic force microscopy Attila Bonyár, Tamás Hurtony Department of Electronics Technology Budapest University of Technology and

More information

Via Formation Process for Smooth Copper Wiring on Insulation Layer with Adhesion Layer

Via Formation Process for Smooth Copper Wiring on Insulation Layer with Adhesion Layer Sasaki and Tani: Via Formation Process for Smooth Copper Wiring (1/6) [Technical Paper] Via Formation Process for Smooth Copper Wiring on Insulation Layer with Adhesion Layer Shinya Sasaki and Motoaki

More information

Electromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads

Electromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads JOURNAL OF APPLIED PHYSICS VOLUME 96, NUMBER 8 15 OCTOBER 2004 Electromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads T. L. Shao, Y. H. Chen, S. H.

More information

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion

More information

Hi-performance S3X58-M406

Hi-performance S3X58-M406 www.ko-ki.co.jp Ver. 42004.5 Prepared on Mar. 7, 2005 Koki no-clean LEAD FREE solder paste Hi-performance Product information 0.4mm pitch 0.3mm diameter This Product Information contains product performance

More information

Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Alloys

Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Alloys Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Kazuki Tateyama, Hiroshi Ubukata*, Yoji Yamaoka*, Kuniaki Takahashi*, Hiroshi Yamada** and Masayuki Saito

More information

II. A. Basic Concept of Package.

II. A. Basic Concept of Package. Wafer Level Package for Image Sensor Module Won Kyu Jeung, Chang Hyun Lim, Jingli Yuan, Seung Wook Park Samsung Electro-Mechanics Co., LTD 314, Maetan3-Dong, Yeongtong-Gu, Suwon, Gyunggi-Do, Korea 440-743

More information

Microbumping technology for Hybrid IR detectors, 10µm pitch and beyond

Microbumping technology for Hybrid IR detectors, 10µm pitch and beyond Microbumping technology for Hybrid IR detectors, 10µm pitch and beyond B. Majeed, P. Soussan, P. Le Boterf 1, P. Bouillon 1 Imec Kapeldreef 75, Leuven 3001, Belgium 1 Sofradir, 364, route de valence, 38113

More information

Growth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored Lead-free Solder Balls

Growth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored Lead-free Solder Balls Materials Transactions, Vol. 5, No. 3 () pp. 75 to 75 Special Issue on Lead-Free Soldering in Electronics # The Japan Institute of Metals Growth Kinetics of Reaction Layers in Flip Chip Joints with Cu-cored

More information

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic

More information

Bare Die Assembly on Silicon Interposer at Room Temperature

Bare Die Assembly on Silicon Interposer at Room Temperature Minapad 2014, May 21 22th, Grenoble; France Bare Die Assembly on Silicon Interposer at Room Temperature W. Ben Naceur, F. Marion, F. Berger, A. Gueugnot, D. Henry CEA LETI, MINATEC 17, rue des Martyrs

More information

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) 1 Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) Xi Liu Ph.D. Student and Suresh K. Sitaraman, Ph.D. Professor The George W. Woodruff School of Mechanical Engineering Georgia Institute of

More information

Flip Chip - Integrated In A Standard SMT Process

Flip Chip - Integrated In A Standard SMT Process Flip Chip - Integrated In A Standard SMT Process By Wilhelm Prinz von Hessen, Universal Instruments Corporation, Binghamton, NY This paper reviews the implementation of a flip chip product in a typical

More information

Undercooling, Microstructures and Hardness of Sn-Rich Pb-Free Solders on Cu-xZn Alloy Under Bump Metallurgies

Undercooling, Microstructures and Hardness of Sn-Rich Pb-Free Solders on Cu-xZn Alloy Under Bump Metallurgies Materials Transactions, Vol. 50, No. 9 (2009) pp. 2291 to 2296 #2009 The Japan Institute of Metals Undercooling, Microstructures and Hardness of Sn-Rich Pb-Free Solders -xzn Alloy Under Bump Metallurgies

More information

Copper Interconnect Technology

Copper Interconnect Technology Tapan Gupta Copper Interconnect Technology i Springer Contents 1 Introduction 1 1.1 Trends and Challenges 2 1.2 Physical Limits and Search for New Materials 5 1.3 Challenges 6 1.4 Choice of Materials 7

More information

ALPHA OM-5100 FINE PITCH SOLDER PASTE

ALPHA OM-5100 FINE PITCH SOLDER PASTE SM 797-7 ALPHA OM-5100 FINE PITCH SOLDER PASTE DESCRIPTION Cookson Electronics Assembly Material s ALPHA OM-5100, is a low residue, no-clean solder paste designed to maximize SMT line yields. The flux

More information

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation. Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed

More information