Reliability Evaluation of CIF (chip-in-flex) and COF (chip-on-flex) packages
|
|
- June Morgan
- 6 years ago
- Views:
Transcription
1 Reliability Evaluation of CIF (chip-in-flex) and COF (chip-on-flex) packages Jae-Won Jang* a, Kyoung-Lim Suk b, Kyung-Wook Paik b, and Soon-Bok Lee a a Dept. of Mechanical Engineering, KAIST, 335 Gwahangno Yuseong-Gu, Daejeon, Korea; b Dept. of Materials Science and Engineering, KAIST, 335 Gwahangno Yuseong-Gu, Daejeon, Korea ABSTRACT CIF (chip-in-flex) and COF (chip-on-flex) packages have the advantages of fine pitch capability, and flexibility. Anisotropic conductive films (ACFs) are used for the interconnection between chip and substrate. Display, mobile device, and semiconductor industry require for smaller and more integrated packages. Both CIF and COF packages are an alternative for the demands. However, there are some reliability problems of interconnection between the chip and substrate because the packages are subjected to various loading conditions. These may degrade the functionality of the packages. Therefore, reliability assessment of both packages is necessary. In this study, experimental tests were performed to evaluate the reliability of interconnection between the chip and substrate of CIF and COF packages. Thermal cycling tests were performed to evaluate the resistance against thermal fatigue. The shape and warpage of the chip of CIF and COF packages were observed using optical methods (e.g., shadow Moiré and Twyman/Green interferometry). These optical Moiré techniques are widely used for measuring small deformations in microelectronic packages. The stress distribution around the chip was evaluated through FEA (finite element analysis). In addition, we suggested modifying design parameter of CIF packages for the reliability enhancement. Keywords: CIF, COF, Reliability, Shadow Moiré, Twyman/Green interferometry, Thermal cycling test, FEA 1. INTRODUCTION In last a decade, electronic devices are rapidly developed. As a result, nowadays, we can use small and mobile electronic products such as cellular phone, MP3 players, and PMP (portable multimedia players). Furthermore, these products becomes smaller and smaller. Nevertheless, these include many enhancements and more features than last ones to meet consumer demands. In other words, microelectronic packages of the products are more integrated, smaller, and thinner than before. It is realized by using flip-chip assembly, and adhesive interconnection. Flip-chip assembly using adhesive interconnection offered several advantages of small packages size, fine pitch for high I/O density, and environmental compatibility [1], [2]. In addition, the flexibility of the flip-chip assembly is increased by using thin and flexible substrate. CIF and COF packages have thin and flexible substrate. CIF packages are fabricated by adding two more flex substrate on COF packages. As mentioned, CIF and COF packages have many advantages. However, these packages are exposed to serious mechanical problems due to the temperature profile during packaging process and various loading conditions. For example, the shrinkage of ACF induces the warpage of the packages. When the power of the packages turns on and off periodically, they experience thermal fatigue. *jwjang@kaist.ac.kr; phone ; fax ; care.kaist.ac.kr
2 In this study, the reliability of CIF and COF packages was evaluated. To investigate the thermal reliability of the packages, thermal cycling tests were performed. We used optical method to measure the warpage and shape of the packages. Moiré technique is adequate and widely used to measure the small deformation in microelectronic packages. Out-of-plane deformation of the specimens was investigated by using shadow Moiré and Twyman/Green interferometry. Stress distribution around the chip was obtained by FEA. 2. SPECIMENS COF packages specimen consists of a silicon chip and a flex substrate (1 st flex substrate). For the interconnection between the chip and flex substrate, ACF was used. In case of CIF packages specimen, two more flex substrates (2 nd and 3 rd flex substrates) were stacked on COF packages, and ACFs were used for the assembly between the 1 st and 2 nd, and 2 nd and 3 rd substrates. These ACFs were different from that used for COF assembly. Figure 1 shows the COF and CIF packages specimens. Schematic diagrams of cross section are illustrated in Figure 2. (a) Figure 1. (a) COF, and (b) CIF packages specimen. (b) (a) Figure 2. Schematic diagram of (a) COF, and (b) CIF packages specimen. (b) Specification and thermo-mechanical properties of materials consist of the packages are listed in Tables 1 and 2 [3]-[5]. Table 1. Specification of flex substrates 1 st PI 2 nd PI 3 rd PI Size [mm 2 ] PI thickness [µm] (including adhesive) 20 Cu electrode upper: thickness [µm] bottom: Table 2. Thermo-mechanical properties of materials E [GPa] ν T g [ C] CTE [ppm/ C] Polyimide Silicon Gold Copper ACF below T g : 113 above T g : 5977 ACF below T g : 79.4 above T g : 2812
3 3. THERMAL CYCLING TEST Thermal cycling test was performed to evaluate the resistance against thermal fatigue. In this study, test condition G of JESD22-A104C is used [6]. Temperature profile of the test is from -40 C to 125 C. Holding time at low and high temperature is 15 minutes. The packages are electrically failed when Au bump and Cu electrode are disconnected, and this phenomenon occurs as the contact area between Au bump and Cu electrode is decreased. Decreasing contact area leads to increasing contact resistance. Therefore, we measured the contact resistance between 1 st flex substrate and chip to detect the failure of the packages. 4. MOIRÉ EXPERIMENTS Excessive warpage of the packages causes several reliability problems such as inducing mechanical peel stress, disconnection to next level package, and increasing the possibility of die cracking [7]-[10]. Therefore, it is essential to investigate the warpage of the packages to enhance their reliability. This is a basic principle of Moiré technique. As two grating (reference and specimen grating) with similar frequency are interfered, the intensity of light are constructed or deconstructed. This constructed and deconstructed pattern is called as Moiré fringes. When reference or specimen grating is deformed, it is amplified by the deformation of Moiré fringes. (a) (b) Figure 3. Schematic diagram of (a) shadow Moiré system [11], and (b) Twyman/Green intreferometry [12]. Shadow Moiré is one of the geometric Moiré, and its principle is illustrated in figure 3 (a). In this method, real reference grating is needed to measure the out-of-plane deformation. Another grating is the shadow of real reference grating on the specimen. Moiré fringes are produced by superposition of these two gratings [13]. The out-of-plane displacement W can be determined by g W( x,y ) = N ( x,y ) tan a + tanb z = N z( x,y ) where g is the pitch of real reference grating, and N z is the fringe order at each point in the fringe pattern. Figure 3 (b) shows the principle of Twyman/Green interferometry. This method is also used to measure the out-of-plane deformation like shadow Moiré. The laser beam is divided into two parts by beam splitter. One part of the laser beam is incident to the reference mirror, and then, reflected. Another incident laser beam is also reflected from the specular surface of the specimen. After this process, the wave front shape of reflected laser is different from that of incident laser due to inflated surface of the specimen. Moiré fringes are produced by the interference of these two reflected lasers [12]. The relationship between out-of-plane displacement W and fringe order N z is λ W( x,y ) = N z( x,y ) (2) 2 where N z is the fringe order at each point in the fringe pattern, and λ is the wave length of the laser. gl D (1)
4 4.1 The shape of whole field and the chip The shape of whole field and the chip of CIF and COF packages were observed by using shadow Moiré. To use this method, it is needed that uniform reflectivity of the specimen surface. However, in case of COF packages, the reflectivity of the chip surface is different from that of flex substrate surface. In this study, therefore, the bottom side of the specimen which has the substrate surface only was observed. 4.2 The warpage of the chip The warpage of the chip in CIF and COF packages were measured by using improved shadow Moiré and Twyman/Green interferometry. The principle of improved shadow Moiré is same as shadow Moiré. The difference between these two methods is that real reference grating which has finer pitch than that used for shadow Moiré is used. If the chip which has a specular surface is exposed, the warpage of the chip can be measured by using Twyman/Green interferometry. However, in case of COF packages, it cannot be measured directly because the warpage of chip is larger than about 10µm. In case of normal COB (chip-on-board) packages, the warpage of the chip and temperature show linear behavior. The warpage of the chip is linearly decreased as temperature increased under T g of ACF [14]. Therefore, if the warpage behavior of the chip in COF packages shows similar to that in COB packages, the warpage of the chip in COF packages at room temperature can be extrapolated by the values at higher temperatures. 5. FINITE ELEMENT ANALYSIS In-plane Moiré interferomety is used to observe in-plane deformation of conventional thick packages. However, it is difficult to observe in-plane deformation by this optical method due to thin thickness of CIF and COF packages. Therefore, finite element analysis was performed alternatively by using ABAQUS to observe the stress distribution of CIF and COF packages. In case of conventional thick packages structure, it can be neglected the effect of pattern layer which has smaller thickness than the chip and substrate [15]. However, in case of COF packages, the thickness of pattern layer and Au bump is about one fifth of total thickness of the packages. Therefore, we cannot neglect the effect of pattern layer in thin packages. In this study, not only pattern layer but Au bump was modeled for FEA. 6.1 Thermal cycling test 6. RESULTS In this study, we evaluated the resistance of CIF and COF packages against thermal fatigue through thermal cycling tests. From the tests, we obtained the change of contact resistance as the number of cycle increases (Figure 4). (a) (b) (c) Figure 4. Thermal cycling test results of (a) CIF, (b) COF, and (c) both packages.
5 As shown at Figure 4, the contact resistance of both packages increases as the number of cycle increases. The contact resistance of CIF packages increases more and shows larger variation than that of COF packages. If the delamination between the Au bump and Cu electrode is occurred, the contact resistance increases dramatically. Since the result of contact resistance increase is small, it is not regarded as delamination. 6.2 Moiré experiments The shape of whole field and the chip We observed out-of-plane Moiré images of CIF and COF packages through shadow Moiré (Figure 5). Original image π/2 π 3π/2 CIF COF Figure 5. Out-of-plane Moiré images of CIF and COF packages. Phase shifted (π/2, π, and 3π/2) images from original image were also observed. From these images, we can obtain 3- dimensional information of the packages by using phase shifting method. Standard view Top view XZ plane YZ plane CIF COF Figure 6. 3-dimensional, XZ, and YZ plane cross section images of CIF and COF packages. Figure 6 shows 3-dimensional, XZ, and YZ plane cross section images of the packages. From these images, we have known that the warpage shape of CIF and COF packages was different. In case of CIF packages, the warpage shape was like a cup. On the other hand, that of COF packages was symmetrical to XZ plane, and bends upward. Figure 7 shows YZ plane schematic diagram of CIF and COF packages. The chip of CIF packages bended upward. However, that of COF packages bended downward.
6 (a) Figure 7. Cross section schematic diagram of (a) COF, and (b) CIF packages. (b) The reason to these differences comes from structural difference between CIF and COF packages. The 1 st flex substrate had primitive curvature like thin film. Therefore, the warpage shape of whole field was upward both CIF and COF packages. After completing COF assembly process, the package was cooled from 180 C to 25 C. ACF between the chip and 1 st flex substrate contracted significantly as temperature decreased due to its high coefficient of thermal expansion (CTE). The 1 st flex substrate contracted more than the chip because its CTE is higher than that of the chip (see Table 2). Therefore, the chip of COF packages bended downward. However, it was needed two more flex substrates and flex-to-flex (FOF) assembly to fabricate CIF packages. The thickness of ACF between the chip and 3 rd flex substrate is about 2.5 times higher than that between the chip and 1 st flex substrate. When CIF packages were cooled from an assembly temperature, ACF between the chip and 3 rd flex substrate was cured and contracted more than that between and 1 st flex substrate and the chip. Therefore, the chip of CIF packages bended upward opposite to the result of COF packages. Furthermore, from this result, we have known that the warpage of the chip can be minimized by reducing thickness of ACF between the chip and 3 rd flex substrate The warpage of the chip The warpage behavior of the chip We observed the warpage behavior of the chip in COF packages through Twyman/Green interferometry. The temperature of the specimen increased from room temperature to 120 C. Figure 8. The warpage behavior of the chip in COF packages. Figure 8 shows the warpage behavior of the chip in COF packages. It is negative linear to temperature under certain temperature. From this temperature, the warpage does not show large variation, and then, it restarts to decrease linearly. We can extrapolate the warpage of the chip at room temperature from the region that the warpage linearly decreases as increasing temperature. In addition, it shows two different behaviors from normal COB. First, the warpage shape is reversed above certain temperature. Second, it is unlike normal COB, the warpage of the chip is not convergent above T g of ACF. To define these phenomena obviously, further experiments using the specimens with various thicknesses of the chip and substrate are needed The warpage of 1 st flex substrate and the chip We obtained out-of-plane original and phase shifted (π/2, π, and 3π/2) Moiré images of COF packages through improved shadow Moiré (Figure 9). Figure 10 shows 3-dimensional image of COF packages measured by using phase shifting
7 method. Original image π/2 π 3π/2 Figure 9. Out-of-plane Moiré images of COF packages obtained by using improve shadow Moiré. Standard view Top view Figure dimensional images of COF packages. We observed the warpage of the chip in COF packages during increasing temperature through Twyman/Green interferometry (Figure 11) and calculate the warpage. 41 C 45 C 47 C 50 C Figure 11. Moiré images of the chip in COF packages at each temperature. The warpage of the chip at room temperature was obtained by extrapolating the values at higher temperature. These values and the warpage of 1 st flex substrate are listed in Table 3. Table 3. The warpage of 1 st flex substrate and the chip of COF packages (unit: µm). Specimen Warpage of 1 st flex Warpage of the chip substrate (1) (2) (1) - (2) Average As the results, the warpage of 1 st flex substrate was larger than that of the chip in all cases. The difference between them is 7.3 µm. Therefore, we can estimate the warpage of the chip in CIF packages by subtracting 7.3 µm from the warpage of 1 st flex substrate of the packages which was also obtained by using improved shadow Moiré and phase shifting method (Table 4).
8 Table 4. The warpage of 1 st flex substrate and the chip of CIF packages (unit: µm). Specimen Warpage of 1 st flex substrate Estimated warpage of the chip Average As the results, the absolute value of the chip warpage of CIF packages was larger than that of COF packages. However, they were not significantly different. 6.3 Finite element analysis We performed FEA to investigate the stress distribution around the chip of CIF and COF packages. Both packages were modeled a quarter of themselves by imposing symmetric boundary condition with C3D8T three-dimensional quadratic brick elements. The specification and thermo-mechanical properties of the packages are listed Tables 1 and 2. Modeled images Meshed images Deformed images CIF COF Figure 12. FEA results (a) Figure 13. XZ plane cross section images of (a) CIF, and (b) COF packages. (b) Figure 14. Stress distribution along the chip.
9 In Figures 12 and 13, the deformation shapes of the chip in both packages were the same as them obtained by using Moiré experiment. The chip of CIF packages bended upward, and that of COF packages bended downward. Figure 14 shows stress distribution from the center to end of the chip. The stress magnitude increases dramatically near the edge of the chip where the Au bump is located. The stress of CIF packages showed higher value than that of COF packages. The possibility of crack initiation which can lead the delamination between the chip and substrate is the most highest at the edge of the chip. Most of the chip stress is induced due to curing of adhesive [16], and thick adhesive layer induces more chip stress than thin adhesive layer [17]. Therefore, this result also can be explained by the thickness of ACF between the chip and 3 rd flex substrate. 7. CONCLUSIONS COF and CIF packages with embedded silicon chip have the advantages of compact size, flexibility, and high performance. In this paper, we evaluated reliability of CIF and COF packages through thermal cycling test, optical method, and FEA. To investigate the thermal resistance of the packages, thermal cycling tests were performed. By using optical method (i.e., Moiré technique), we observed the warpage shape of the whole field and the chip of the packages. Finite element analysis was performed to obtain stress distribution around the chip. Both CIF and COF packages were reliable for thermal fatigue. However, the contact resistance increment of CIF package was higher than that of COF packages. From the Moiré experiments, it was observed that the warpage shape of these packages was different. The chip of COF packages bended upward, and that of CIF packages bended downward. The absolute value of the chip warpage of CIF package was larger than that of COF package. FEA results showed that the stress magnitude of COF package was lower value than that of CIF package along the chip. Overall experiments, CIF packages showed similar reliability with COF packages. However, we have known that the warpage of the chip is reversed after packaging process. The reason of this phenomenon is that the ACF between the chip and 3 rd flex substrate is thicker than that between 1 st flex substrate and the chip. Therefore, we expect that minimizing warpage and reliability enhancement of CIF packages can be realized by reducing the design parameter (thickness of ACF between the chip and 3 rd flex substrate). ACKNOWLEDGMENTS This research was supported by a grant(2009k000180) from Center for Nanoscale Mechatronics & Manufacturing, one of the 21st Century Frontier Research Programs, which are supported by Ministry of Education, Science and Technology, KOREA REFERENCES [1] A. M. Lyons et al., A New Approach to Using Anisotropically Conductive Adhesives for Flip-Chip Assembly, IEEE Transactions on Components, Packaging and Manufacturing Technology Part A, Vol. 19, 5-11 (1996). [2] J. S. Rasul, Chip on paper technology utilizing anisotropically conductive adhesive for smart label applications, Microelectronics Reliability, Vol. 44, (2004). [3] K. L. Suk, H. Y. Son, C. K. Chung, J. D. Kim, J. W. Lee, and K. W. Paik, Embedded Chip-in-Flex (CIF) Packages using Wafer Level Package (WLP) with Pre-Applied Anisotropic conductive films (ACFs), The 59th Electronic Components and Technology Conference, San Diego, U.S.A, (2009). [4] S. J. Ham, S. B. Lee, Measurement of Creep and Relaxation Behaviors of Wafer-Level CSP Assembly Using Moiré Interferometry, ASME, 282 (2003).
10 [5] K. C. Chang, Y. M. Kwon, I. Kim, H. Y. Son, K. S. Choo, S. J. Kim, and K. W. Paik, Theoretical Prediction and Experimental Measurement of the Degree of Cure of Anisotropic Conductive Films (ACFs) for Chip-On-Flex (COF) Applications, Journal of Electronic Materials, Vol. 37, (2008). [6] JEDEC Standard, JEDEC Solid State Technology Association (2005). [7] H. Ding et al., Warpage Measurement Comparison Using Shadow Moiré and Projection Moiré Methods, IEEE Transactions on Components and Packaging Technologies, Vol. 25, (2002). [8] J. B. Han, Deformation mechanism of two-phase solder column interconnections under highly accelerated thermal cycling condition: an experimental study, ASME Journal of Electronic Packaging, Vol. 119, (1997). [9] S. Michaelides and S. K. Sitaraman, Die Cracking and Reliable Die Design for Flip-Chip Assemblies, IEEE Transactions on Advanced Packaging, Vol. 22, 602 (1999). [10] D. G. Yang et al., Vertical die crack stresses of Flip Chip induced in major package assembly processes, Microelectronics Reliability, Vol. 40, (2000). [11] S. Y. Yang, Y. D. Jeon, S. B. Lee, K. W. Paik, Solder reflow process induced residual warpage measurement and its influence on reliability of flip-chip electronic packages, Microelectronics Reliability, Vol. 46, (2006). [12] D. Post, B. Han, P. IFju, High Sensitivity Moiré, Springer-Verlag, New York (1994). [13] B. Han, Thermal stresses in microelectronics subassemblies: quantitative characterization using photomechanics methods, Journal of Thermal Stresses, (2003). [14] J. H. Park, C. K. Chung, K.W. Paik, and S. B. Lee, Effect of High Glass Transition Temperature on Reliability of Non-Conductive Film (NCF), Key Engineering Materials, Vols. 22, (2006). [15] J. H. Lim, M. Han, J. Y. Lee, Y. Y. Earmme, S. B. Lee and S. Y. Im, A study on the thermomechanical behavior of semiconductor chips on thin silicon substrate, Journal of Mechanical Science and Technology, Vols. 22, (2008). [16] S. Walwadkar, P. W. Farrell, L. E. Felton, and J. Cho, Effect of die-attach adhesives on the stress evolution in MEMS packaging, Proc. 36 th Int. Symp. Microeletron. (IMAPS 03), Boston, MA, (2003). [17] S. Walwadkar, J. Cho, Evaluation of Die Stress in MEMS Packaging: Experimental and Theoretical Approaches, IEEE Transactions on Components and Packaging Technologies, Vol. 29, (2006).
IN THE last decade, personal electronic devices have proliferated
834 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 5, MAY 212 Measurement and Analysis for Residual Warpage of Chip-on-Flex (COF) and Chip-in-Flex (CIF) Packages Jae-Won
More informationMicroelectronics Reliability
Microelectronics Reliability 52 (2012) 217 224 Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Enhancement of electrical
More informationMechanical Behavior of Flip Chip Packages under Thermal Loading
Mechanical Behavior of Flip Packages under Thermal Loading *Shoulung Chen 1,2, C.Z. Tsai 1,3, Nicholas Kao 1,4, Enboa Wu 1 1 Institute of Applied Mechanics, National Taiwan University 2 Electronics Research
More informationChip Warpage Damage Model for ACA Film Type Electronic Packages
Key Engineering Materials Vols. 297-3 (25) pp. 887-892 online at http://www.scientific.net 25 Trans Tech Publications, Switzerland Chip Warpage Damage Model for ACA Film Type Electronic Packages Se Young
More informationHigh Reliable Non-Conductive Adhesives for Flip Chip CSP Applications
High Reliable Non-Conductive Adhesives for Flip Chip CSP Applications Myung-Jin Yim, Jin-Sang Hwang ACA/F Div., Telephus Co. 25-11, Jang-dong, Yusong-gu,, Taejon 35-71, Korea Tel.: +82-42-866-1461, Fax:
More informationThe Effect of Fillers in Nonconductive Adhesive on the Reliability of Chip-on-Glass Bonding with Sn/Cu Bumps
Materials Transactions, Vol. 52, No. 11 (2011) pp. 2106 to 2110 #2011 The Japan Institute of Metals The Effect of Fillers in Nonconductive Adhesive on the Reliability of Chip-on-Glass Bonding with Sn/Cu
More informationPackaging Effect on Reliability for Cu/Low k Damascene Structures*
Packaging Effect on Reliability for Cu/Low k Damascene Structures* Guotao Wang and Paul S. Ho Laboratory of Interconnect & Packaging, TX 78712 * Work supported by SRC through the CAIST Program TRC 2003
More informationDesign for Plastic Ball Grid Array Solder Joint Reliability. S.-W. R. Lee, J. H. Lau*
Page 1 of 9 Design for Plastic Ball Grid Array Solder Joint Reliability The Authors S.-W. R. Lee, J. H. Lau* S.-W. R. Lee, Department of Mechanical Engineering, The Hong Kong University of Science and
More informationHighly Reliable Flip-Chip-on-Flex Package Using Multilayered Anisotropic Conductive Film
Journal of ELECTRONIC MATERIALS, Vol. 33, No. 1, 2004 Regular Issue Paper Highly Reliable Flip-Chip-on-Flex Package Using Multilayered Anisotropic Conductive Film MYUNG JIN YIM, 1,3 JIN-SANG HWANG, 1 JIN
More information23 rd ASEMEP National Technical Symposium
THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,
More informationII. A. Basic Concept of Package.
Wafer Level Package for Image Sensor Module Won Kyu Jeung, Chang Hyun Lim, Jingli Yuan, Seung Wook Park Samsung Electro-Mechanics Co., LTD 314, Maetan3-Dong, Yeongtong-Gu, Suwon, Gyunggi-Do, Korea 440-743
More informationSimulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages
Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages by Ming-Che Hsieh STATS ChipPAC Taiwan Co. Ltd. Copyright 2013. Reprinted from 2013 International Microsystems,
More informationANISOTROPIC conductive film (ACF) is a film-type
1350 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 5, NO. 9, SEPTEMBER 2015 Effects of Bonding Pressures and Bonding Temperatures on Solder Joint Morphology and Reliability
More informationIEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 32, NO. 2, JUNE /$ IEEE
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 32, NO. 2, JUNE 2009 339 Effects of Heating Rate on Material Properties of Anisotropic Conductive Film (ACF) and Thermal Cycling Reliability
More informationPoP/CSP Warpage Evaluation and Viscoelastic Modeling
PoP/CSP Warpage Evaluation and Viscoelastic Modeling Wei Lin, Min Woo Lee Amkor Technology 19 S Price Rd, Chandler, AZ 85286 wlin@amkor.com Abstract The purpose of this paper was to evaluate the critical
More informationThermomechanical Response of Anisotropically Conductive Film
Thermomechanical Response of Anisotropically Conductive Film Yung Neng Cheng, Shyong Lee and Fuang Yuan Huang Department of Mechanical Engineering National Central University, Chung-li, Taiwan shyong@cc.ncu.edu.tw
More informationMicroelectronics Reliability
Microelectronics Reliability 52 (2012) 1182 1188 Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Studies on various chip-on-film
More informationCopyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply
Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics
More informationRecent Advances in Die Attach Film
Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The
More informationEffects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages
Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Bhavesh Varia 1, Xuejun Fan 1, 2, Qiang Han 2 1 Department of Mechanical Engineering Lamar
More informationEffect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.
Page 1 of 9 Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* The Authors S.-W. Lee, J.H. Lau** S.-W. Lee, Center for Advanced Engineering
More informationSolder joint reliability of plastic ball grid array with solder bumped flip chip
ball grid array with solder bumped Shi-Wei Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo
More informationComparison of thermo-mechanical behavior of lead-free copper and tin lead column grid array packages
Available online at www.sciencedirect.com Microelectronics Reliability 48 (8) 763 77 www.elsevier.com/locate/microrel Comparison of thermo-mechanical behavior of lead-free copper and tin lead column grid
More informationSolder joint reliability of cavity-down plastic ball grid array assemblies
cavity-down plastic ball grid array S.-W. Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo Alto,
More informationFlip Chip Joining on FR-4 Substrate Using ACFs
Flip Chip Joining on FR-4 Substrate Using ACFs Anne Seppälä, Seppo Pienimaa*, Eero Ristolainen Tampere University of Technology Electronics Laboratory P.O. Box 692 FIN-33101 Tampere Fax: +358 3 365 2620
More informationParametric Design and Reliability Analysis of Wire Interconnect Technology Wafer Level Packaging
Y. T. Lin Graduate Assistant C. T. Peng Graduate Assistant K. N. Chiang Associate Professor e-mail: Knchiang@pme.nthu.edu.tw Dept. of Power Mechanical Engineering, National Tsing Hua University, HsinChu
More informationAccurate Predictions of Flip Chip BGA Warpage
Accurate Predictions of Flip Chip BGA Warpage Yuan Li Altera Corporation 11 Innovation Dr, M/S 422 San Jose, CA 95134 ysli@altera.com, (48)544-758 Abstract Organic flip chip BGA has been quickly adopted
More information375 Seosuk-dong, Dong-Gu, Gwangju, , Korea Phone: , Fax:
7th World Conference on Nondestructive Testing, -8 Oct 8, Shanghai, China Estimation of wall thinning defect size and location in pipes by Laser Speckle Interferometry Koung-suk KIM, Su-ok JANG, Jong-hyun
More informationOVER the last several decades, the size of electronic
2108 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 2, NO. 12, DECEMBER 2012 Study on Fine Pitch Flex-on-Flex Assembly Using Nanofiber/Solder Anisotropic Conductive Film
More informationThermal stress analysis of leads in Quad Flat Package: a parametric study
Thermal stress analysis of leads in Quad Flat Package: a parametric study D. Zhou Faculty of,, zhouding@siswa.um.edu.my A.S.M.A. Haseeb Faculty of, haseeb@um.edu.my A. Andriyana Faculty of, andri.andriyana@um.edu.my
More information3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES
3D FRACTURE MECHANICS ANALYSIS OF UNDERFILL DELAMINATION FOR FLIP CHIP PACKAGES Zhen Zhang, Charlie J Zhai, and Raj N Master Advanced Micro Devices, Inc. 1050 E. Arques Ave., Sunnyvale, CA 94085, USA Phone:
More informationUltra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes
Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and
More informationIME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum
IME Technical Proposal High Density FOWLP for Mobile Applications 22 April 2014 Packaging driver for portable / mobile applications Key drivers/needs Smaller form-factor lower profile, substrate-less Higher
More informationAnisotropic Conductive Adhesives with Enhanced Thermal Conductivity for Flip Chip Applications
Anisotropic Conductive Adhesives with Enhanced Thermal Conductivity for Flip Chip Applications Myung-Jin Yim, Jin-Sang Hwang and Jin-Gu Kim ACA/F Dept., Telephus, Inc. 25-11, Jang-dong, Yusong-gu, Taejon
More informationThermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications
Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,
More informationAnisotropic Conductive Films (ACFs)
Anisotropic Conductive Films (ACFs) ACF = Thermosetting epoxy resin film + Conductive particles Chip or substrate 1 Heat Pressure ACF Substrate 2 Chip or substrate 1 ACF Substrate 2 Applications Chip-on-Board
More information"ewlb Technology: Advanced Semiconductor Packaging Solutions"
"ewlb Technology: Advanced Semiconductor Packaging Solutions" by Sharma Gaurav@, S.W. Yoon, Yap Yok Mian, Shanmugam Karthik, Yaojian Lin, Pandi C. Marimuthu and Yeong J. Lee* STATS ChipPAC Ltd. 5 Yishun
More informationIN ELECTRONIC packaging, materials with different coefficients
850 IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, VOL. 29, NO. 4, DECEMBER 2006 Analysis of Multilayered Microelectronic Packaging Under Thermal Gradient Loading Cemal Basaran, Member, IEEE,
More informationCompression molding encapsulants for wafer-level embedded active devices
2017 IEEE 67th Electronic Components and Technology Conference Compression molding encapsulants for wafer-level embedded active devices Wafer warpage control by epoxy molding compounds Kihyeok Kwon, Yoonman
More informationResearch Article A Study on the Conductivity Variation of Au Coated Conductive Particles in ACF Packaging Process
Nanomaterials Volume 2015, Article ID 485276, 8 pages http://dx.doi.org/10.1155/2015/485276 Research Article A Study on the Conductivity Variation of Au Coated Conductive Particles in ACF Packaging Process
More informationEffects of Solder Reflow on the Reliability of Flip-Chip on Flex Interconnections Using Anisotropic Conductive Adhesives
254 IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, VOL. 27, NO. 4, OCTOBER 2004 Effects of Solder Reflow on the Reliability of Flip-Chip on Flex Interconnections Using Anisotropic Conductive
More informationJournal of Science and Technology The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA)
The Investigation of Die Back Edge Cracking in Flip Chip Ceramic Ball Grid Array Package (FC-CBGA) Zainudin Kornain a, Azman Jalar a, Rozaidi Rasid b, a Institute of Microengineering and Nanoelectronics
More informationSherlock 4.0 and Printed Circuit Boards
Sherlock 4.0 and Printed Circuit Boards DfR Solutions January 22, 2015 Presented by: Dr. Nathan Blattau Senior Vice President 9000 Virginia Manor Rd Ste 290, Beltsville MD 20705 301-474-0607 www.dfrsolutions.com
More informationNon-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA
Materials Transactions, Vol. 49, No. 9 (2008) pp. 2100 to 2106 #2008 The Japan Institute of Metals Non-Conductive Adhesive (NCA) Trapping Study in Chip on Glass Joints Fabricated Using Sn Bumps and NCA
More informationEffect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance
Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance 1 Tae-Kyu Lee, 2 Weidong Xie, 2 Steven Perng, 3 Edward Ibe, and
More informationChip-Packaging Interaction and Reliability Impact on Cu/Low-k Interconnects. Mechanics, University of Texas, Austin, TX 78712
Chip-Packaging Interaction and Reliability Impact on Cu/Low-k Interconnects Xuefeng Zhang 1, Se Hyuk Im 2, Rui Huang 2, and Paul S. Ho 1 1 Microelectronics Research Center, 2 Department of Aerospace Engineering
More informationEffect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging
Effect of Bond Layer Properties to Thermo-Mechanical Stresses in Flip Chip Packaging Y. W. Pok, D. Sujan, M. E. Rahman, S. S. Dol School of Engineering and Science, Curtin University Sarawak Campus, CDT
More informationAchieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design
Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design Yuci Shen *1, Leilei Zhang ** and Xuejun Fan * * Lamar University, Beaumont, Texas ** NVIDIA Corporation, Santa Clara, California
More informationThermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis
Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis Dr. Roland Irsigler, emens AG Corporate Technology, CT T P HTC Outline TSV SOLID µbump Stacking TSV application FEA
More informationGold Passivated Mechanically Flexible Interconnects (MFIs) with High Elastic Deformation
Gold Passivated Mechanically Flexible Interconnects (MFIs) with High Elastic Deformation Chaoqi Zhang, Hyung Suk Yang, and Muhannad S. Bakir School of Electrical and Computer Engineering Georgia Institute
More informationHannah Erika R. Ducusin, Jennifer.J. Fabular, Richard Raymond N. Dimagiba, Manolo G. Mena. A. Model Description
Investigation of the Effect of Varying Silicon Die Size and Thickness on a Small Outline Transistor on the Silicon Die Crack Using Finite Element Method Hannah Erika R. Ducusin, Jennifer.J. Fabular, Richard
More informationDevelopment and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)
Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA) Seung Wook Yoon, Yaojian Lin and Pandi C. Marimuthu STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 E-mail
More informationFEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking
Hisada et al.: FEM Analysis on Warpage and Stress at the Micro Joint (1/6) [Technical Paper] FEM Analysis on Warpage and Stress at the Micro Joint of Multiple Chip Stacking Takashi Hisada*, Yasuharu Yamada*,
More information5. Packaging Technologies Trends
5. Packaging Technologies Trends Electronic products and microsystems continue to find new applications in personal, healthcare, home, automotive, environmental and security systems. Advancements in packaging
More informationCopyright 2008 Year IEEE. Reprinted from IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 31, NO. 1, FEBRUARY Such permission of the IEEE does not
Copyright 2008 Year IEEE. Reprinted from IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 31, NO. 1, FEBRUARY 2008. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute
More informationWarpage Mechanism of Thin Embedded LSI Packages
Nakashima et al.: Warpage Mechanism of Thin Embedded LSI Packages (1/10) [Technical Paper] Warpage Mechanism of Thin Embedded LSI Packages Yoshiki Nakashima*, Katsumi Kikuchi*, Kentaro Mori*, Daisuke Ohshima**,
More informationAvatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications
Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Ed Elce, Chris Apanius, Jeff Krotine, Jim Sperk, Andrew Bell, Rob Shick* Sue Bidstrup-Allen, Paul Kohl Takashi Hirano,
More informationLow Cycle Fatigue Testing of Ball Grid Array Solder Joints under Mixed-Mode Loading Conditions
Tae-Sang Park Mechatronics & Manufacturing Technology Center, Corporate Technology Operations, Samsung Electronics Co., LTD, 416, Maetan-3Dong, Yeongtong-Gu, Suwon-City, Gyeonggi-Do, 443-742, Korea e-mail:
More informationAnisotropic Conductive Adhesives with Enhanced Thermal Conductivity for Flip Chip Applications
Anisotropic Conductive Adhesives with Enhanced Thermal Conductivity for Flip Chip Applications Myung-Jin Yim, Jin-Sang Hwang and Jin-Gu Kim ACA/F Dept., Telephus, Inc. 25-1 1, Jang-dong, Yusong-gu, Taejon
More informationSimulation of Embedded Components in PCB Environment and Verification of Board Reliability
Simulation of Embedded Components in PCB Environment and Verification of Board Reliability J. Stahr, M. Morianz AT&S Leoben, Austria M. Brizoux, A. Grivon, W. Maia Thales Global Services Meudon-la-Forêt,
More informationIEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 3, MARCH
IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 3, MARCH 2017 371 Moisture Effects on NCF Adhesion and Solder Joint Reliability of Chip-on-Board Assembly Using Cu Pillar/Sn
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 15 Lead in solders to complete a viable electrical connection between semiconductor
More informationPolycrystalline Silicon Produced by Joule-Heating Induced Crystallization
Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization So-Ra Park 1,2, Jae-Sang Ro 1 1 Department of Materials Science and Engineering, Hongik University, Seoul, 121-791, Korea 2 EnSilTech
More informationStudy and mechanical characterization of high temperature power electronic packaging
Study and mechanical characterization of high temperature power electronic packaging A. BAAZAOUI a, O. DALVERNY a, J. ALEXIS a, M. KARAMA a a. Université de Toulouse; INP/ENIT; LGP ; 47 avenue d'azereix;
More informationInnovative Substrate Technologies in the Era of IoTs
Innovative Substrate Technologies in the Era of IoTs Dyi- Chung Hu 胡迪群 September 4, 2015 Unimicron Contents Introduction Substrate Technology - Evolution Substrate Technology - Revolution Glass substrate
More information178 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 2, FEBRUARY 2017
178 IEEE TRANSACTIONS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY, VOL. 7, NO. 2, FEBRUARY 2017 Experimental and Theoretical Assessment of Thin Glass Substrate for Low Warpage Scott McCann, Vanessa
More informationReliability Challenges for 3D Interconnects:
Reliability Challenges for 3D Interconnects: A material and design perspective Paul S. Ho Suk-Kyu Ryu, Kuan H. (Gary) Lu, Qiu Zhao, Jay Im and Rui Huang The University of Texas at Austin 3D Sematech Workshop,
More informationJOINT INDUSTRY STANDARD
JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About
More informationFabrication of Smart Card using UV Curable Anisotropic Conductive Adhesive (ACA) Part II: Reliability Performance of the ACA Joints
Fabrication of Smart Card using UV Curable Anisotropic Conductive Adhesive (ACA) Part II: Reliability Performance of the ACA Joints C. W. Tan, Y M Siu, K. K. Lee, *Y. C. Chan & L. M. Cheng Department of
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 7 a a) Lead in high melting temperature type solders (i.e. lead-based alloys containing
More informationMaterial based challenge and study of 2.1, 2.5 and 3D integration
1 Material based challenge and study of 2.1, 2.5 and 3D integration Toshihisa Nonaka Packaging Solution Center R&D Headquarters Hitachi Chemical Co., Ltd., Sep. 8, 2016 Hitachi Chemical Co., Ltd. 2010.
More informationA Characterization Method for Interfacial Delamination of Copper/Epoxy Mold Compound Specimens Under Mixed Mode I/III Loading
2017 IEEE 67th Electronic Components and Technology Conference A Characterization Method for Interfacial Delamination of Copper/Epoxy Mold Compound Specimens Under Mixed Mode I/III Loading V.N.N.Trilochan
More informationOptoelectronic Chip Assembly Process of Optical MCM
2017 IEEE 67th Electronic Components and Technology Conference Optoelectronic Chip Assembly Process of Optical MCM Masao Tokunari, Koji Masuda, Hsiang-Han Hsu, Takashi Hisada, Shigeru Nakagawa, Science
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More informationCu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip
EPRC 12 Project Proposal Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip 15 th Aug 2012 Page 1 Introduction: Motivation / Challenge Silicon device with ultra low k
More informationThe multilayer-modified Stoney s formula for laminated polymer composites on a silicon substrate
JOURNAL OF APPLIED PHYSICS VOLUME 86, NUMBER 10 15 NOVEMBER 1999 The multilayer-modified Stoney s formula for laminated polymer composites on a silicon substrate Jin S. Kim a) and Kyung W. Paik Department
More informationEVOLUTION OF INTERNAL STATES IN A SN-PB SOLDER JOINT DURING RE-FLOW AND THERMAL CYCLES
EVOLUTION OF INTERNAL STATES IN A SN-PB SOLDER JOINT DURING RE-FLOW AND THERMAL CYCLES Liew Yek Ban 1, Mohd Nasir Tamin 1 and Goh Teck Joo 2 1 Faculty of Mechanical Engineering, Universiti Teknologi Malaysia,
More informationTHROUGH-SILICON interposer (TSI) is a
Study on Low Warpage and High Reliability for Large Package Using TSV-Free Interposer Technology Through SMART Codesign Modeling Fa Xing Che, Masaya Kawano, Mian Zhi Ding, Yong Han, and Surya Bhattacharya
More informationChallenges of Fan-Out WLP and Solution Alternatives John Almiranez
Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Advanced Packaging Business Development Asia Introduction to Fan-Out WLP Introduction World of mobile gadgetry continues to rapidly evolve
More informationALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY
ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY Herbert J. Neuhaus, Ph.D., and Charles E. Bauer, Ph.D. TechLead Corporation Portland, OR, USA herb.neuhaus@techleadcorp.com ABSTRACT Solder
More informationThermo-Mechanical Reliability of Through-Silicon Vias (TSVs)
1 Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) Xi Liu Ph.D. Student and Suresh K. Sitaraman, Ph.D. Professor The George W. Woodruff School of Mechanical Engineering Georgia Institute of
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationNUMERICAL MODELING OF CYCLIC STRESS-STRAIN BEHAVIOR OF Sn-Pb SOLDER JOINT DURING THERMAL FATIGUE
NUMERICAL MODELING OF CYCLIC STRESS-STRAIN BEHAVIOR OF Sn-Pb SOLDER JOINT DURING THERMAL FATIGUE M.N. Tamin and Y.B. Liew Department of Applied Mechanics Faculty of Mechanical Engineering 81310 UTM Skudai,
More informationAvailable online at ScienceDirect. Procedia Engineering 79 (2014 )
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 79 (2014 ) 333 338 37th National Conference on Theoretical and Applied Mechanics (37th NCTAM 2013) & The 1st International Conference
More informationUltralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges
More informationSLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL
2017 IEEE 67th Electronic Components and Technology Conference SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL YoungRae Kim 1, JaeHun Bae 1, MinHwa Chang 1, AhRa Jo 1,
More informationTrench Structure Improvement of Thermo-Optic Waveguides
International Journal of Applied Science and Engineering 2007. 5, 1: 1-5 Trench Structure Improvement of Thermo-Optic Waveguides Fang-Lin Chao * Chaoyang University of Technology, Wufong, Taichung County
More informationREDUCTION OF WARPAGE OCCURRENCE STACK-DIE QFN THROUGH FEA AND STATISTICAL METHOD
REDUCTION OF WARPAGE OCCURRENCE STACK-DIE QFN THROUGH FEA AND STATISTICAL METHOD I. Abdullah, M. Z. M. Talib, I. Ahmad, M. N. B. C. Kamarudin and N. N. Bachok Faculty of Engineering,Universiti Kebangsaan
More informationFirst Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration
2017 IEEE 67th Electronic Components and Technology Conference First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration Tailong Shi, Chintan
More informationAS MOORE predicted in 1965, silicon chips are getting
IEEE TRANSACTIONS ON ADVANCED PACKAGING 1 Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps Cheryl S. Selvanayagam, John H. Lau, Fellow,
More informationNovel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima
Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.
More informationThermal Stress Failures: A New Experimental Approach For Prediction and Prevention
Thermal Stress Failures: A New Experimental Approach For Prediction and Prevention M. Hertl, R. Fayolle, D. Weidmann, J.-C. Lecomte To cite this version: M. Hertl, R. Fayolle, D. Weidmann, J.-C. Lecomte.
More informationStudy of Cracking of Thin Glass Interposers Intended for Microelectronic Packaging Substrates
Study of Cracking of Thin Glass Interposers Intended for Microelectronic Packaging Substrates Scott R. McCann 1,2, Yoichiro Sato 3, Venkatesh Sundaram 1,4, Rao R. Tummala 1,4,5, and Suresh K. Sitaraman
More informationThermal cyclic test for Sn-4Ag-0.5Cu solders on high P Ni/Au and Ni/Pd/Au surface finishes
Journal of Mechanical Engineering and Sciences (JMES) ISSN (Print): 2289-4659; e-issn: 2231-8380; Volume 9, pp. 1572-1579, December 2015 Universiti Malaysia Pahang, Malaysia DOI: http://dx.doi.org/10.15282/jmes.9.2015.4.0152
More informationTwo Chips Vertical Direction Embedded Miniaturized Package
Two Chips Vertical Direction Embedded Miniaturized Package Shunsuke Sato, 1 Koji Munakata, 1 Masakazu Sato, 1 Atsushi Itabashi, 1 and Masatoshi Inaba 1 Continuous efforts have been made to achieve seemingly
More informationReliability in Large Area Solder Joint Assemblies and Effects of Thermal Expansion Mismatch and Die Sizen
Reliability in Large Area Solder Joint Assemblies and Effects of Thermal Expansion Mismatch and Die Sizen Jun He, W. L. Morris, M. C. Shaw, J. C. Mather* and N. Sridhar Rockwell Science Center 1049 Camino
More informationVARIABILITY ANALYSIS IN VACUUM ASSISTED RESIN TRANSFER MOLDING
VARIABILITY ANALYSIS IN VACUUM ASSISTED RESIN TRANSFER MOLDING PASCAL HUBERT 1, R. BYRON PIPES 2, BRIAN W. GRIMSLEY 3 1 Old Dominion University, Norfolk, Virginia, USA 2 The University of Akron, Akron,
More informationElectrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer
Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,
More informationInterfacial Delamination Near Solder Bumps and UBM in Flip-Chip Packages
Yu Gu Toshio Nakamura Mem. ASME Department of Mechanical Engineering, State University of New York at Stony Brook, Stony Brook, NY 11794 William T. Chen Brian Cotterell Institute of Materials Research
More information