Microelectronics Reliability
|
|
- Buck Paul
- 6 years ago
- Views:
Transcription
1 Microelectronics Reliability 52 (2012) Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: Threshold voltage shift prediction for gate bias stress on amorphous InGaZnO thin film transistors Suehye Park 1, Edward Namkyu Cho 1, Ilgu Yun Department of Electrical and Electronic Engineering, Yonsei University, Seoul , Republic of Korea article info abstract Article history: Received 29 May 2012 Received in revised form 27 June 2012 Accepted 3 July 2012 Available online 31 July 2012 The demand for amorphous InGaZnO (a-igzo) thin film transistors (TFTs) has increased due to the high mobility and suitability for low temperature fabrication. A prediction of the threshold voltage shift (DV th ) under bias stress is required for the commercial use of a-igzo TFTs. We have investigated effects of the channel length and alternating pulse bias (positive and negative gate bias stress in sequence) with different positive gate bias values (V GS+ )ondv th. We found that DV th increases as the channel length decreases or V GS+ increases, due to the increase in the charge trapping rate. Finally, the degradation behaviors of a-igzo TFTs are predicted. Ó 2012 Elsevier Ltd. All rights reserved. 1. Introduction Amorphous InGaZnO (a-igzo) thin film transistors (TFTs) are very attractive and have been developed to meet a large market demand due to the suitability of low temperature fabrication and usage in transparent electronic applications [1,2]. Moreover, a- IGZO TFTs have good electrical performance including high mobility (>10 cm 2 /V) and a large drain current on off ratio (>10 7 ) [1,2]. However, like other TFTs, the characteristic variations of a-igzo TFTs, such as the threshold voltage (V th ) variation, occur due to bias stress. The variations of the electrical characteristics limit the application of a-igzo TFTs in display applications such as active matrix organic light emitting diodes (AMOLEDs), resulting in non-uniform pixel brightness [3]. Several papers have reported on the electrical instability of a-igzo TFTs, but they focused on gate bias stress (V GS ) instability without varying the channel dimension [3 5]. An investigation of the channel length (L) effect on the bias stress instability of a-igzo TFTs has not yet been performed. Secondly, to understand the role of the TFT as a switch, an investigation on the effects of both positive gate bias (V GS+ ) and negative gate bias (V GS ) is required. Previous studies have focused on how the V GS+ and V GS stresses can independently induce the degradation of TFTs [6,7]. The impact of the AC V GS on instability has already been studied [8,9], whereas the DC alternating pulse gate stress has hardly been investigated. Furthermore, the issue of the variation of V GS+ not using the AC bias has not yet been analyzed. In this paper, we performed two types of bias stress tests to investigate the variations of the threshold voltage (DV th ): (1) Influence of the channel length (L) on the electrical instability of Corresponding author. Tel.: ; fax: address: iyun@yonsei.ac.kr (I. Yun). 1 These authors contributed equally to this work. a-igzo TFTs and (2) Influence of V GS+ in alternating pulse biases for the same total stress time (T stress ). The transfer characteristics (I DS V GS ) are measured to investigate the electrical stability including the DV th and subthreshold swing (S SUB ). 2. Test structure description a-igzo TFTs were fabricated as a conventional staggered bottom gate structure, as shown in Fig. 1 [10,11]. The tested TFT structures were fabricated on a glass substrate with a 250-nm thick Mo gate deposited by sputtering. The 200-nm thick SiN X gate insulator was deposited on the Mo gate by plasma enhanced chemical vapor deposition (PECVD). The 40-nm thick a-igzo channel was deposited by sputtering using a polycrystalline In 2 Ga 2 ZnO 7 target. The source and drain electrodes were then deposited via sputtering with a Mo target. The tested structures were passivated by a SiO X layer. The TFTs showed no degradation even though they were exposed to air. For that reason, we did not consider that any trapping states or contaminants existed in the environment atmosphere during device manufacturing. 3. Stress test conditions and experiments Two types of bias stress tests were performed with two samples: (1) V GS+ stress with various values of L and (2) alternating pulse bias stress. A detailed description of the each stress test is shown below: (1) The TFTs with the same channel width (W) of 200 lm but different L values of 100, 50, 15, and 10 lm were used to verify the effects of L on the electrical bias stress instability. The V GS+ was stressed at 20 V for 60 min with grounded drain and source electrodes. (2) The TFTs with W =50lm and L =50lm were used to analyze the effect of alternating pulse bias stress /$ - see front matter Ó 2012 Elsevier Ltd. All rights reserved.
2 2216 S. Park et al. / Microelectronics Reliability 52 (2012) DV th ¼ V th;time V th;initial ð1þ where V th, time is the V th value at the measured time and V th, initial is the initial V th. One of the electrical characteristics, S SUB, was also determined by: dv GS S SUB ¼ dðlog I DS Þ ð2þ 4. Results and discussions 4.1. V GS+ stress at various channel lengths Fig. 1. Schematic of the tested a-igzo TFT structure. The total T stress was 80 min, where the positive and negative T stress were 40 min each; and these times were the same for all four stress conditions shown in Fig. 6. Both V GS+ and V GS stresses were applied to the TFTs alternately with a 10 min-interval stress time [12]. Four levels of V GS+ bias were tested: 20, 15, 10, and 5 V. The transfer characteristics were measured during the stress tests using a Keithley 236 source measure unit (SMU) at room temperature. The elapsed time between the former measurement and the latter was about 3 s. As a pre-screening, we measured the transfer characteristics for nine times in sequence without stressing the devices and found that measurement data were identical. Therefore, the V GS sweep from 10 V to 20 V did not show any degradation. V th was calculated by adjusting V GS when I DS of L/ W 10 na. DV th was defined as: The V GS+ stress instability is analyzed with L variation. Fig. 2a d shows the transfer characteristics before and after the V GS+ stresses when the L values are 100, 50, 15, and 10 lm, respectively. The transfer characteristic for each L is shifted in the positive direction as the gate bias stress time increases with no apparent change in S SUB indicating carrier trapping in the channel/gate dielectric interface and/or channel with no creation of additional defect states [13,14]. Interestingly, as shown in Fig. 2, DV th shows an incremental tendency as L decreases. For example, the DV th values at 3600 s are 1.68, 1.76, 2.31, and 2.86 V when the L values are 100, 50, 15, and 10 lm, respectively. We think that this tendency originates from the different initial characteristics of the tested TFTs. From the initial transfer characteristics, S SUB degrades as the channel length decreases which is consistent with previously reported researches [15,16]. To investigate how the TFTs suffer from V GS+ stress as L varies, we performed a 2-D ATLAS device simulation produced by Silvaco, Inc. [17]. In our previous research, we reported the subgap density of states (DOS) modeling of a-igzo TFTs Fig. 2. Transfer characteristics for V GS+ (=20 V) when L are (a) 100, (b) 50, (c) 15, and (d) 10 lm, respectively.
3 S. Park et al. / Microelectronics Reliability 52 (2012) Fig. 3. (a) Optimized subgap DOS, (b) channel electric field, schematic figure of electric field simulation for L of, (c) 10 and (d) 100 lm. Table 1 Parameter values for stretched-exponential function. L (lm) DV th0 (V) s (s) b Table 2 Parameter values for fitting exponential function. 600 s 1200 s 1800 s 2400 s 3000 s 3600 s DV th A L B Fig. 4. The DV th versus T stress with different L: measured (scatters) and stretchedexponential fitting (lines) with fixed b. [5,18]. The initial transfer characteristics for L of 100 and 10 lm are modeled with subgap DOS parameters, representatively. Fig. 3a shows the optimized subgap DOS for L values of 100 and 10 lm. It is shown that as subgap DOS increases, S SUB degrades. From the optimized model, we applied V GS+ of 20 V in the simulation. Fig. 3b shows the transversal electric field extracted from the middle of the channel for L of 10 and 100 lm while Fig. 3c and d show the schematic figures of the electric field simulation. It is clear from the figures that the channel for 10 lm exhibits a higher electric field than the channel for 100 lm, even when the same V GS+ (20 V) is applied to the devices. This result can explain why DV th increases as L decreases, even though the same V GS+ is applied. As the electric field increases, more charges are accumulated, resulting in more charges being trapped due to the increase of the charge trapping rate [3,4].
4 2218 S. Park et al. / Microelectronics Reliability 52 (2012) Table 3 Parameter values for stretched-exponential function. V GS+ (Set) DV th0 (V) s (s) b 20 V for 80 min V (Set a) V (Set b) V (Set c) V (Set d) , and the data of L =50lm is used to verify the model. Table 2 summarizes the fitting parameter values to support Eq. (4). All of the parameter values are quite similar, although T stress varies. Fig. 5 shows DV th with respect to L with measured (scatters) and fitting (lines) data using the parameters listed in Table Alternating pulse bias stress with various V GS+ Fig. 5. Comparison of DV th with respect to L: measured (scatters) and fitting (lines) data. Fig. 6. Alternating DC bias stress conditions. The increase of the charge trapping rate as L decreases can also be verified from a stretched-exponential function model of DV th. The stretched-exponential function is determined as a function of T stress by [13,14]: DV th ¼ DV th0 ½1 expf ðt stress =sg b Š where DV th0 is DV th at infinite time, s is the characteristics trapping time of carriers, and b is the stretched-exponential exponent. Fig. 4 shows the comparison of DV th with respect to L. The scattered points represent the measured DV th, while the straight lines represent the stretched-exponential model for DV th with fixed b (=0.55). It is shown that the stretched-exponential model fits well to the measured DV th, which means that charge trapping occurs in the channel/dielectric interface and/or channel [13,14]. The extracted parameter values, DV th0 and s, are summarized in Table 1. DV th0 increases from 3.64 V to 4.9 V as the channel length decreases. The s value decreases from 9043 s to 4760 s as channel length decreases which is consistent with an increase of the charge trapping rate, because the smaller s causes the faster charge trapping time [19]. As the experimental data is well described by the stretchedexponential function [13,14], we propose a model to predict DV th as a function of L. The proposed empirical model for DV th is determined by: DV th ¼ DV th1 þ A exp L L 0 ð4þ B where DV th1,a,l 0, and B are the fitting parameters to support Eq. (4). To ensure the reliability and reproducibility of Eq. (4), the measured data of L = 100, 15, and 10 lm are used to build the equation ð3þ According to Suresh et al., it is obvious that V GS+ has a larger effect than V GS because the transfer curves shift in the positive direction even though T stress is the same [4]. Therefore, the impact of four-type-v GS+ will be compared. Fig. 6 shows the four sets of stress conditions with V GS+ as 20 (Set a), 15 (Set b), 10 (Set c), and 5 (Set d) V with fixed V GS of 20 V. Although V GS is also applied to the TFTs for a total of 40 min, it is predicted that a higher V GS+ induces a larger DV th based on other studies [4,5]. As the applied V GS+ decreases from 20 V to 5 V, DV th decreases from 1.34 V to 0.3 V. The bias-dependent tendency on DV th can be verified by the carrier trapping parameters extracted from the stretchedexponential function with DV th0, s, and b [13,14]. Unlike the stretched-exponential function used in Section 4.1, V GS+ and V GS are alternately applied to the TFTs. Under V GS+, the carrier trapping time is obtained from Eq. (3). For that reason, cases in which T stress equals 10, 30, 50, and 70 min are considered in order to extract the carrier trapping time. Two parameters, DV th0 and s, are extracted, and their parameter values are summarized in Table 3. To observe the effect of adding V GS bias stress, we compared the DV th0 and s values for +20 V V GS stress (80 min) to Set a. The charges are trapped under V GS+ stress while they are detrapped under V GS stress. DV th values for Set a are smaller than those for +20 V V GS stress (80 min), due to the charge detrapping induced by V GS stress. DV th0 decreases from 2.38 V to 0.58 V as V GS+ decreases. s increases from 3368 s to s as V GS+ decreases from 20 V to 5 V. A smaller s causes a faster charge trapping time; therefore, a large V GS+ induces more charge trapping than a small V GS+, and also induces a larger DV th than the small V GS+ case [20]. Fig. 7 shows the Fig. 7. The DV th versus T stress with different V GS+ when V DS = 2.1 V: measured (scatters) and stretched-exponential fitting (lines) with fixed b (=0.45) data.
5 S. Park et al. / Microelectronics Reliability 52 (2012) shown that DV th increased as the channel length decreased due to the increase of the electric field in the channel layer. For the case of alternating pulse bias stress, DV th increased as V GS+ increased from 5 V to 20 V due to the decrease in the charge trapping time. The degradation behaviors of a-igzo TFTs for the channel length and the alternating pulse bias are verified by the stretched-exponential function and predicted by the empirically proposed model. It was shown that the proposed empirical model was in good agreement with the measured DV th data. Acknowledgement This work was supported by Yonsei University, Institute of TMS Information Technology, a Brain Korea 21 program, Korea. References Fig. 8. Comparison of DV th with respect to V GS+: measured (scatters) and fitting (lines) data. Table 4 Parameter values for fitting exponential function. comparison of DV th with respect to T stress when V DS = 2.1 V, and the inset shows the final DV th (T stress = 80 min) with respect to V GS+ when V DS = 2.1 V. The scattered points represent the measured DV th, while the straight lines represent the stretched-exponential model for DV th with fixed b (=0.45) [21]. According to the previous research [4], it is evident that the higher V GS+ causes V th to shift more in the positive direction but it is also evident that DV th is not a linear function of V GS+. As the degradation behavior of TFTs is well explained by the stretchedexponential function, we propose a model for the amount of DV th as an exponential function of V GS+. The proposed empirical model for DV th is determined by: DV th ¼ DV th2 þ C exp V GSþ V GS0 D where DV th2,c,v GS0, and D are the fitting parameters to support Eq. (5). To ensure the reliability and reproducibility of Eq. (5), the measured data of Set a, b, and d are used to build the equation and we use data Set c to verify the model. Table 4 summarizes the fitting parameter values to support Eq. (5). By using Eq. (5) with the fitting parameters listed in Table 4, the predicted DV th value for Set c when V DS = 2.1 V is predicted to be V, which is very similar to the measured value of 0.32 V. Likewise, the predicted DV th for Set c when V DS = 10.1 V is V, which is almost identical to the measured value of 0.28 V. Fig. 8 shows the comparison of DV th with respect to V GS+ with measured (scatters) and fitting (lines) data using the parameters listed in Table 4. Both curves appear to reproduce the V th shift very well. 5. Conclusion V DS = 2.1 V We investigated the effects of the channel length variation and alternating pulse bias on the instability of a-igzo TFTs. It was V DS = 10.1 V DV th C V GS D ð5þ [1] Nomura K, Ohta H, Takagi A, Kamiya T, Hirano M, Hosono H. Roomtemperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors. Nature 2004;432: [2] Yabuta H, Sano M, Abe K, Aiba T, Den T, Kumomi H, et al. High-mobility thinfilm transistor with amorphous InGaZnO 4 channel fabricated by room temperature rf-magnetron sputtering. Appl Phys Lett 2006;89: [3] Lopes ME, Gomes HL, Medeiros MCR, Barquinha P, Pereira L, Fortunato E. Gatebias stress in amorphous oxide semiconductors thin-film transistors. Appl Phys Lett 2009;95: [4] Suresh A, Muth JF. Bias stress stability of indium gallium zinc oxide channel based transparent thin film transistors. Appl Phys Lett 2008;92: [5] Cho EN, Kang JH, Kim CE, Moon P, Yun I. Analysis of bias stress instability in amorphous InGaZnO thin-film transistors. IEEE Trans Dev Mater Reliab 2011;11: [6] Lee S, Park S, Kim S, Jeon Y, Jeon K, Park J-H, et al. Extraction of subgap density of states in amorphous InGaZnO thin-film transistors by using multifrequency capacitance-voltage characteristics. IEEE Electron Dev Lett 2010;31: [7] Kimura M, Nakanishi T, Nomura K, Kamiya T, Hosono H. Trap densities in amorphous-ingazno 4 thin-film transistors. Appl Phys Lett 2008;92: [8] Lee S, Jeon K, Park J-H, Kim S, Kong D, Kim DM, et al. Electrical stress-induced instability of amorphous indium gallium zinc oxide thin-film transistors under bipolar ac stress. Appl Phys Lett 2009;95: [9] Son K-S, Kim H-S, Maeng W-J, Jung J-S, Lee K-H, Kim T-S, et al. The effect of dynamic bias stress on the photon-enhanced threshold voltage instability of amorphous HfInZnO thin-film transistors. IEEE Electron Dev Lett 2011;32: [10] Kim SI, Park J-S, Kim CJ, Park JC, Song I, Park YS. High reliable and manufacturable gallium indium zinc oxide thin-film transistors using the double layers as an active layer. J Electrochem Soc 2009;156:H [11] Park J-S, Kim T-W, Stryakhilev D, Lee J-S, An S-G, Pyo Y-S, et al. Flexible full color organic light-emitting diode display on polyimide plastic substrate driven by amorphous indium gallium zinc oxide thin-film transistors. Appl Phys Lett 2009;95: [12] Park S, Cho EN, Yun I. Effects of alternating pulse bias stress on amorphous InGaZnO thin-film transistors. ECS Trans 2012;45: [13] Libsch FR, Kanicki J. Bias-stress-induced stretched-exponential time dependence of charge injection and trapping in amorphous thin-film transistors. Appl Phys Lett 1993;62: [14] Powell MJ. Charge trapping instabilities in amorphous silicon-silicon nitride thin-film transistors. Appl Phys Lett 1983;43: [15] Hsieh H-H, Wu C-C. Scaling behavior of ZnO transparent thin-film transistors. Appl Phys Lett 2006;89: [16] Brotherton SD, Glasse C, Glaister C, Green P, Rohlfing F, Ayres JR. High-speed, short-channel polycrystalline silicon thin-film transistors. Appl Phys Lett 2004;84: [17] ATLAS user s manual. Santa Clara, CA: Silvaco International; [18] Park S, Cho EN, Yun I. Investigation on the relationship between channel resistance and subgap density of states of amorphous InGaZnO thin film transistors. Solid-State Electron 2012;75:93 6. [19] Cho EN, Kang JH, Yun I. Effects of channel thickness variation on bias stress instability of InGaZnO thin-film transistors. Microelectron Reliab 2011;51: [20] Chen Y-C, Chang T-C, Li H-W, Chen S-C, Lu J, Chung W-F, et al. Bias-induced oxygen adsorption in zinc tin oxide thin film transistors under dynamic stress. Appl Phys Lett 2010;96: [21] T.-C. Fung, K. Abe, H. Kumomi, J. Kanicki, P-11: DC/AC Electrical Instability of R.F. Sputter Amorphous In-Ga-Zn-O TFTs. In: SID Tech Dig. vol. 40; p
THERE is considerable interest in adapting amorphous
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 4, APRIL 2014 1109 Electrical Instability of Double-Gate a-igzo TFTs With Metal Source/Drain Recessed Electrodes Gwanghyeon Baek, Linsen Bie, Katsumi
More informationElevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide
Elevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide Zhihe XIA,2, Lei LU,2,3, Jiapeng LI,2, Zhuoqun FENG,2, Sunbin DENG,2, Sisi WANG,2, Hoi-Sing KWOK,2,3 and Man WONG*,2 Department
More informationSimulation study on the active layer thickness and the interface of a-igzo-tft with double active layers
Front. Optoelectron. 2015, 8(4): 445 450 DOI 10.1007/s12200-014-0451-1 RESEARCH ARTICLE Simulation study on the active layer thickness and the interface of a-igzo-tft with double active layers Xiaoyue
More informationYung-Hui Yeh, and Bo-Cheng Kung Display Technology Center (DTC), Industrial Technology Research Institute, Hsinchu 310, Taiwan
Amorphous In 2 O 3 -Ga 2 O 3 -ZnO Thin Film Transistors and Integrated Circuits on Flexible and Colorless Polyimide Substrates Hsing-Hung Hsieh, and Chung-Chih Wu* Graduate Institute of Electronics Engineering,
More informationOXIDE SEMICONDUCTOR thin-film transistors (TFTs)
JOURNAL OF DISPLAY TECHNOLOGY, VOL. 8, NO. 1, JANUARY 2012 35 Effect of Self-Assembled Monolayer (SAM) on the Oxide Semiconductor Thin Film Transistor Seung-Hwan Cho, Yong-Uk Lee, Jeong-Soo Lee, Kang-Moon
More informationStudy on the hydrogenated ZnO-based thin film transistors
Final Report Study on the hydrogenated ZnO-based thin film transistors To Dr. Gregg Jessen Asian Office of Aerospace Research & Development April 30th, 2011 Jae-Hyung Jang School of Information and Communications
More informationEffect of Post-Deposition Treatment on Characteristics of P-channel SnO
Effect of Post-Deposition Treatment on Characteristics of P-channel SnO Thin-Film Transistors 1 Byeong-Jun Song, 2 Ho-Nyeon Lee 1, First Author Department of Electric & Robotics Engineering, Soonchunhyang
More informationEffect of Ti/Cu Source/Drain on an Amorphous IGZO TFT Employing SiNx Passivation for Low Data-Line Resistance
Effect of Ti/Cu Source/Drain on an Amorphous IGZO TFT Employing SiNx Passivation for Low Data-Line Resistance Young Wook Lee, Sun-Jae Kim, Soo-Yeon Lee, Woo-Geun Lee, Kap-Soo Yoon, Jae-Woo Park, Jang-Yeon
More informationLow contact resistance a-igzo TFT based on. Copper-Molybdenum Source/Drain electrode
Low contact resistance a-igzo TFT based on Copper-Molybdenum Source/Drain electrode Shi-Ben Hu 1,Hong-Long Ning 1,2, Feng Zhu 1,Rui-QiangTao 1,Xian-Zhe Liu 1, Yong Zeng 1, Ri-Hui Yao 1, Lei Wang 1, Lin-Feng
More informationInfluence of Plasma Treatment to the Performance of Amorphous IGZO based Flexible Thin Film Transistors
Article Influence of Plasma Treatment to the Performance of Amorphous IGZO based Flexible Thin Film Transistors Long-long Chen, Xiang Sun, Ji-feng Shi, Xi-feng Li *, Xing-wei Ding and Jian-hua Zhang *
More informationCharacterization and control of defect states of polycrystalline silicon thin film transistor fabricated by laser crystallization
Journal of Non-Crystalline Solids 299 302 (2002) 1321 1325 www.elsevier.com/locate/jnoncrysol Characterization and control of defect states of polycrystalline silicon thin film transistor fabricated by
More informationA Self-Aligned a-igzo Thin-Film Transistor Using a New Two-Photo-Mask Process with a Continuous Etching Scheme
Materials 2014, 7, 5761-5768; doi:10.3390/ma7085761 Article OPEN ACCESS materials ISSN 1996-1944 www.mdpi.com/journal/materials A Self-Aligned a-igzo Thin-Film Transistor Using a New Two-Photo-Mask Process
More informationAMORPHOUS oxide semiconductor (AOS) thin-film
2900 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 62, NO. 9, SEPTEMBER 2015 Reliability of Crystalline Indium Gallium Zinc-Oxide Thin-Film Transistors Under Bias Stress With Light Illumination Kyung Park,
More informationSilicon germanium photo-blocking layers for a-igzo based industrial display
www.nature.com/scientificreports Received: 8 June 2018 Accepted: 23 October 2018 Published: xx xx xxxx OPEN Silicon germanium photo-blocking layers for a-igzo based industrial display Su Hyoung Kang 1,
More informationVacuum, Ar, and O 2 annealing effects on bandgap-tunable semiconducting amorphous Cd Ga O thinfilms
Full paper Vacuum, Ar, and O 2 annealing effects on bandgap-tunable semiconducting amorphous Cd Ga O thinfilms Chiyuki SATO *, Yota KIMURA * and Hiroshi YANAGI *, **,³ *Interdisciplinary Graduate School
More informationFabrication of a Uniform Low Temperature Poly-Si TFT Array by Optimized Field Aided Lateral Crystallization
Fabrication of a Uniform Low Temperature Poly-Si TFT Array by Optimized Field Aided Lateral Crystallization Jae Hoon Jung, Kwang Jin Lee, Duck Kyun Choi, Ji Hoon Shin, Jung Sun You and Young Bae Kim J.
More informationINDIUM GALLIUM ZINC oxide (IGZO) is a popular
574 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 62, NO. 2, FEBRUARY 2015 A Bottom-Gate Indium-Gallium-Zinc Oxide Thin-Film Transistor With an Inherent Etch-Stop and Annealing-Induced Source and Drain Regions
More informationLecture 7 Metal Oxide Semiconductors
Lecture 7 Metal Oxide Semiconductors 1/73 Announcements Homework 1/4: I will return it next Tuesday (October 16 th ). Homework 2/4: Will be online on later today. Due Thursday October 18 th at the start
More informationEncapsulation of Indium-Gallium-Zinc Oxide Thin Film Transistors
Encapsulation of Indium-Gallium-Zinc Oxide Thin Film Transistors Encapsulation Layer Al gate Source IGZO Gate Drain Si JULIA OKVATH HIRSCHMAN RESEARCH GROUP @ RIT MAY 9, 2017 Outline Brief Introduction
More informationPerformance and reliability of SLS ELA polysilicon TFTs fabricated with novel crystallization techniques
Microelectronics Reliability 47 (2007) 1378 1383 www.elsevier.com/locate/microrel Performance and reliability of SLS ELA polysilicon TFTs fabricated with novel crystallization techniques D.C. Moschou a,
More informationChannel Protection Layer Effect on the Performance of Oxide TFTs
Channel Protection Layer Effect on the Performance of Oxide TFTs Sang-Hee Ko Park, Doo-Hee Cho, Chi-Sun Hwang, Shinhyuk Yang, Min Ki Ryu, Chun-Won Byun, Sung Min Yoon, Woo-Seok Cheong, Kyoung Ik Cho, and
More informationCharacteristic Evaluation of Complementary Inverter using Amorphous Oxide TFT and Polymer Organic TFT
Characteristic Evaluation of Complementary Inverter using Amorphous Oxide TFT and Polymer Organic TFT Takashi Nakanishi 1, Mariko Sakemi 1, Tomoya Okumura 1, Yuki Ueda 1, Mutsumi Kimura 1, Kenji Nomura
More informationAmorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass
Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass Devin A. Mourey, Randy L. Hoffman, Sean M. Garner *, Arliena Holm, Brad Benson, Gregg Combs, James E. Abbott, Xinghua Li*,
More informationBias Stress Effects in Low Temperature Amorphous Hf-In-ZnO TFTs Using RF-sputtering HfO2 as High-k Gate Dielectric.
Bias Stress Effects in Low Temperature Amorphous Hf-In-ZnO TFTs Using RF-sputtering HfO2. C.A. Pons-Flores 1, I. Hernández 1, I. Garduno 1, I. Mejía 2, M. Estrada 1 1 Sección de Electrónica del Estado
More informationEffect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors
Indian Journal of Pure & Applied Physics Vol. 42, July 2004, pp 528-532 Effect of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors Navneet Gupta* & B P Tyagi**
More informationEffects of post-metallization annealing of high-k dielectric thin films grown by MOMBE
Microelectronic Engineering 77 (2005) 48 54 www.elsevier.com/locate/mee Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE Minseong Yun a, Myoung-Seok Kim a, Young-Don
More informationSputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays
ELECTRONICS Sputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays Miki MIYANAGA*, Kenichi WATATANI, and Hideaki AWATA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
More informationA Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process
Chapter 3 A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process 3.1 Introduction Low-temperature poly-si (LTPS) TFTs
More information2-inch polycrystalline silicon thin film transistor array. using field aided lateral crystallization
2-inch polycrystalline silicon thin film transistor array using field aided lateral crystallization JAE HOON JUNG, MYEONG HO KIM, YOUNG BAE KIM a, DUCK-KYUN CHOI, Division of Materials Science and Engineering,
More informationOrgin of Subgap Features in Transparent Amorphous Oxide Semiconductors
Alpenglow: Binghamton University Undergraduate Journal of Research and Creative Activity Volume 1 Issue 1 Article 6 April 2015 Orgin of Subgap Features in Transparent Amorphous Oxide Semiconductors Zachary
More informationAmorphous and Polycrystalline Thin-Film Transistors
Part I Amorphous and Polycrystalline Thin-Film Transistors HYBRID AMORPHOUS AND POLYCRYSTALLINE SILICON DEVICES FOR LARGE-AREA ELECTRONICS P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, Xerox
More informationApplication of Microwave Photoconductivity Decay Method to Characterization of Amorphous In-Ga-Zn-O Films
1724 IEICE TRANS. ELECTRON., VOL.E95 C, NO.11 NOVEMBER 2012 INVITED PAPER Special Section on Electronic Displays Application of Microwave Photoconductivity Decay Method to Characterization of Amorphous
More informationProject III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS
Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS Project leader: Dr D.N. Kouvatsos Collaborating researchers from other projects: Dr D. Davazoglou Ph.D. candidates: M. Exarchos, L. Michalas
More informationPolycrystalline Silicon Produced by Joule-Heating Induced Crystallization
Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization So-Ra Park 1,2, Jae-Sang Ro 1 1 Department of Materials Science and Engineering, Hongik University, Seoul, 121-791, Korea 2 EnSilTech
More informationInstructor: Dr. M. Razaghi. Silicon Oxidation
SILICON OXIDATION Silicon Oxidation Many different kinds of thin films are used to fabricate discrete devices and integrated circuits. Including: Thermal oxides Dielectric layers Polycrystalline silicon
More information1. Aluminum alloys for direct contacts. 1.1 Advantages of aluminum alloys for direct contacts
Direct contacts between aluminum alloys and thin film transistors (TFTs) contact layers were studied. An Al-Ni alloy was found to be contacted directly with an indium tin oxide (ITO) layer successfully
More informationLight Emission Analysis of Trench Gate Oxides of Power Devices
Special Issue Recent R&D Activities of Power Devices for Hybrid ElectricVehicles 17 Research Report Light Emission Analysis of Trench Gate Oxides of Power Devices Masanori Usui, Takahide Sugiyama, Masayasu
More information行政院國家科學委員會補助專題研究計畫成果報告
NSC89-2215-E-009-104 89 08 01 90 07 31 Fabrication and Characterization of Low-Temperature Polysilicon Thin Film Transistors with Novel Self-Aligned Sub-Gate Structures NSC89-2215-E009-104 (FID) self-aligned
More informationEnhancement of a-igzo TFT Device Performance Using a Clean Interface Process via Etch-Stopper Nano-layers
Chung et al. Nanoscale Research Letters (2018) 13:164 https://doi.org/10.1186/s11671-018-2571-9 NANO EXPRESS Enhancement of a-igzo TFT Device Performance Using a Clean Interface Process via Etch-Stopper
More informationThe Effect of Interfacial Roughness on the Electrical Properties of Organic Thin Film Transistors with Anisotropic Dielectric Layer
Mol. Cryst. Liq. Cryst., Vol. 476, pp. 157=[403] 163=[409], 2007 Copyright # Taylor & Francis Group, LLC ISSN: 1542-1406 print=1563-5287 online DOI: 10.1080/15421400701735673 The Effect of Interfacial
More informationCorrelation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 15, No. 4, pp. 207-212, August 25, 2014 Regular Paper pissn: 1229-7607 eissn: 2092-7592 DOI: http://dx.doi.org/10.4313/teem.2014.15.4.207 Correlation
More informationKochi University of Technology Aca Study on density of states in In- Title a) semiconductors and defect pass s for highly reliable thin-film t Author(s) JIANG, Jingxin Citation 高知工科大学, 博士論文. Date of 2015-03
More informationTHE ADVANTAGES of metal oxide-based thin-film transistors
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 59, NO. 2, FEBRUARY 2012 393 Zinc-Oxide Thin-Film Transistor With Self-Aligned Source/Drain Regions Doped With Implanted Boron for Enhanced Thermal Stability
More informationtion band derived electrons. Achieving high performance p-type oxide TFTswilldefinitelypromoteaneweraforelectronicsinrigidandflexible substrate away
Preface Thin film transistor (TFT) is a combination of thin films necessary to create the function of a transistor. It consists of a thin film of a semiconducting material which forms the conducting channel
More informationThe Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization using a Tantalum Catalytic Layer
www.nature.com/scientificreports Received: 27 February 2017 Accepted: 24 August 2017 Published: xx xx xxxx OPEN The Mobility Enhancement of Indium Gallium Zinc Oxide Transistors via Low-temperature Crystallization
More informationSummary and Scope for further study
Chapter 6 Summary and Scope for further study 6.1 Summary of the present study Transparent electronics is an emerging science and technology field concentrated on fabricating invisible electronic circuits
More informationSUPPLEMENTARY INFORMATIONS
SUPPLEMENTARY INFORMATIONS Dynamic Evolution of Conducting Nanofilament in Resistive Switching Memories Jui-Yuan Chen, Cheng-Lun Hsin,,, Chun-Wei Huang, Chung-Hua Chiu, Yu-Ting Huang, Su-Jien Lin, Wen-Wei
More informationRECENTLY, a demand for transparent display applications
3940 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 58, NO. 11, NOVEMBER 2011 Endurance Characteristics of Amorphous-InGaZnO Transparent Flash Memory With Gold Nanocrystal Storage Layer Jaeman Jang, Jae Chul
More informationInvestigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs
Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 12-23-2017 Investigation of Thermal Stress Degradation in Indium-Gallium-Zinc-Oxide TFTs Prashant Ganesh pxg2603@rit.edu
More informationHanna, Amir; Hussain, Aftab M.; Omran, Hesham; Alshareef, Sarah; Salama, Khaled N.; Hussain, Muhammad Mustafa. IEEE Electron Device Letters
Amorphous Zinc Oxide Integrated Wavy Channel Thin Film Transistor Based High Performance Digital Circuits Item Type Article Authors Hanna, Amir; Hussain, Aftab M.; Omran, Hesham; Alshareef, Sarah; Salama,
More informationDeuterium pressure dependence of characteristics and hot-carrier reliability of CMOS devices
Microelectronic Engineering 56 (001) 353 358 www.elsevier.com/ locate/ mee Deuterium pressure dependence of characteristics and hot-carrier reliability of CMOS devices a, a b a a Kangguo Cheng *, Jinju
More informationNew Application for Indium Gallium Zinc Oxide thin film transistors: A fully integrated Active Matrix Electrowetting Microfluidic Platform
University of Tennessee, Knoxville Trace: Tennessee Research and Creative Exchange Doctoral Dissertations Graduate School 5-2013 New Application for Indium Gallium Zinc Oxide thin film transistors: A fully
More informationRole of interface reaction on resistive switching of Metal/a-TiO 2 /Al RRAM devices
Role of interface reaction on resistive switching of Metal/a-TiO /Al RRAM devices Hu Young Jeong and Jeong Yong Lee a) Department of Materials Science and Engineering, KAIST, Daejeon 0-01, Korea Sung-Yool
More informationTeflon/SiO 2 Bilayer Passivation for Improving the Electrical Reliability of Oxide TFTs Fabricated Using a New Two-Photomask Self-Alignment Process
Materials 2015, 8, 1704-1713; doi:10.3390/ma8041704 Article OPEN ACCESS materials ISSN 1996-1944 www.mdpi.com/journal/materials Teflon/SiO 2 Bilayer Passivation for Improving the Electrical Reliability
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More information566 Zheng Zhong-Shan et al Vol Device and experiment First, standard SIMOX (separation-by-implantedoxygen) wafers were formed through implanting
Vol 14 No 3, March 2005 cfl 2005 Chin. Phys. Soc. 1009-1963/2005/14(03)/0565-06 Chinese Physics and IOP Publishing Ltd Effect of the technology of implanting nitrogen into buried oxide on the radiation
More informationCrystallization of Amorphous Silicon Thin Film. by Using a Thermal Plasma Jet. Hyun Seok Lee, Sooseok Choi, Sung Woo Kim, and Sang Hee Hong*
Crystallization of Amorphous Silicon Thin Film by Using a Thermal Plasma Jet Hyun Seok Lee, Sooseok Choi, Sung Woo Kim, and Sang Hee Hong* Department of Nuclear Engineering, Seoul National University Seoul
More informationMicroelectronics Reliability
Microelectronics Reliability 52 (2012) 2627 2631 Contents lists available at SciVerse ScienceDirect Microelectronics Reliability journal homepage: www.elsevier.com/locate/microrel Investigation on CDM
More informationSupporting Information for: Bendable Inorganic Thin-Film Battery for Fully Flexible Electronic Systems
Supporting Information for: Bendable Inorganic Thin-Film Battery for Fully Flexible Electronic Systems By Min Koo, Kwi-Il Park, Seung Hyun Lee, Minwon Suh, Duk Young Jeon, Jang Wook Choi, Kisuk Kang, and
More informationDual active layer a-igzo TFT via homogeneous conductive layer formation by photochemical H-doping
Jeong et al. Nanoscale Research Letters 14, 9:619 NANO EXPRESS Open Access Dual active layer a-igzo TFT via homogeneous conductive layer formation by photochemical H-doping Seung-Ki Jeong 1, Myeong-Ho
More informationExperimental observation of the post-annealing effect on the dark current of InGaAs waveguide photodiodes
Solid-State Electronics 50 (2006) 1546 1550 www.elsevier.com/locate/sse Experimental observation of the post-annealing effect on the dark current of InGaAs waveguide photodiodes Hansung Joo a, Su Chang
More informationCeramic Processing Research
Journal of Ceramic Processing Research. Vol. 9, No. 6, pp. 638~642 (2008) J O U R N A L O F Ceramic Processing Research Study of Ga-Doped ZnO films deposited on PET substrates by DC magnetron sputtering
More informationLow temperature amorphous and nanocrystalline silicon thin film transistors. deposited by Hot-Wire CVD on glass substrate
Low temperature amorphous and nanocrystalline silicon thin film transistors deposited by Hot-Wire CVD on glass substrate M. Fonrodona 1, D. Soler 1, J. Escarré 1, F. Villar 1, J. Bertomeu 1 and J. Andreu
More informationAbstract. 1. Introduction. 2. Device Variation
Device Variation and Its Influences on the LTPS TFT Circuits Ya-Hsiang Tai Department of Photonics & Display Institute, National Chiao Tung Univ., Hsinchu 300, Taiwan, R. O. C. Telephone: +886-3-5131307,
More informationTransparent thin-film transistors with zinc indium oxide channel layer
JOURNAL OF APPLIED PHYSICS 97, 064505 2005 Transparent thin-film transistors with zinc indium oxide channel layer N. L. Dehuff, E. S. Kettenring, D. Hong, H. Q. Chiang, a and J. F. Wager School of Electrical
More informationActivation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C
Japanese Journal of Applied Physics Vol. 44, No. 3, 2005, pp. 1186 1191 #2005 The Japan Society of Applied Physics Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon
More informationPolycrystalline Silicon Thin-Film Transistors Fabricated by Defect Reduction Methods
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 49, NO. 12, DECEMBER 2002 2217 Polycrystalline Silicon Thin-Film Transistors Fabricated by Defect Reduction Methods H. Watakabe and T. Sameshima Abstract Fabrication
More informationTHIN FILM DEVICES for LARGE AREA ELECTRONICS
Institute of Microelectronics Annual Report 2009 7 Project III. 3: THIN FILM DEVICES for LARGE AREA ELECTRONICS Project leader: Dr. D.N. Kouvatsos Collaborating researchers from other projects: Dr. D.
More informationThin Film Coating on Particles and Its Application to SO 2 and NO Removal by Plasma Process
2012 International Conference on Future Environment and Energy IPCBEE vol.28(2012) (2012)IACSIT Press, Singapoore Thin Film Coating on Particles and Its Application to SO 2 and NO Removal by Plasma Process
More informationThin AC-PDP Vacuum In-line Sealing Using Direct-Joint Packaging Method
H128 0013-4651/2004/151 5 /H128/5/$7.00 The Electrochemical Society, Inc. Thin AC-PDP Vacuum In-line Sealing Using Direct-Joint Packaging Method Duck-Jung Lee, a,b,z Seung-IL Moon, a Yun-Hi Lee, c and
More informationInfluence of Channel Stoichiometry on Zinc Indium Oxide Thin-Film Transistor Performance
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 2, FEBRUARY 2009 343 Influence of Channel Stoichiometry on Zinc Indium Oxide Thin-Film Transistor Performance Matthew G. McDowell and Ian G. Hill Abstract
More informationChang Gung University, Tao-Yuan, 333, Taiwan. Industrial Technology Research Institute, Hsinchu 310, Taiwan. Fax:
10.1149/1.3700903 The Electrochemical Society Impact of High-κ TaO x Thickness on the Switching Mechanism of Resistive Memory Device Using IrO x /TaO x /WO x /W Structure A. Prakash a, S. Maikap a,*, W.
More informationZnO-based Transparent Conductive Oxide Thin Films
IEEE EDS Mini-colloquium WIMNACT 32 ZnO-based Transparent Conductive Oxide Thin Films Weijie SONG Ningbo Institute of Material Technology and Engineering, Chinese Academy of Sciences, Ningbo, P. R. China
More informationGrowth of Gate Oxides on 4H SiC by NO at Low Partial Pressures
Growth of Gate Oxides on 4H SiC by NO at Low Partial Pressures Author Haasmann, Daniel, Dimitrijev, Sima, Han, Jisheng, Iacopi, Alan Published 214 Journal Title Materials Science Forum DOI https://doi.org/1.428/www.scientific.net/msf.778-78.627
More informationNear Infrared Reflecting Properties of TiO 2 /Ag/TiO 2 Multilayers Prepared by DC/RF Magnetron Sputtering
Near Infrared Reflecting Properties of TiO 2 /Ag/TiO 2 Multilayers Prepared by DC/RF Magnetron Sputtering Sung Han Kim, Seo Han Kim, and Pung Keun Song* Department of materials science and engineering,
More information954 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 55, NO. 4, APRIL /$ IEEE
954 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 55, NO. 4, APRIL 2008 Gallium Indium Zinc-Oxide-Based Thin-Film Transistors: Influence of the Source/Drain Material Pedro Barquinha, Anna M. Vilà, Gonçalo
More informationNeural network based modeling of HfO 2 thin film characteristics using Latin Hypercube Sampling
Expert Systems with Applications Expert Systems with Applications 3 (007) 358 363 www.elsevier.com/locate/eswa Neural network based modeling of HfO thin film characteristics using Latin Hypercube Sampling
More informationNumerical Modeling of Flexible ZnO Thin-Film Transistors Using COMSOL Multiphysics
Numerical Modeling of Flexible ZnO Thin-Film Transistors Using COMSOL Multiphysics by Chunyan Nan A thesis presented to the University of Waterloo in fulfillment of the thesis requirement for the degree
More informationAsia Pacific Journal of Engineering Science and Technology 2 (1) (2016) 60-73
Asia Pacific Journal of Engineering Science and Technology 2 (1) (2016) 60-73 Asia Pacific Journal of Engineering Science and Technology journal homepage: www.apjest.com Review article Performance of Thin
More informationHigh Mobility Flexible Amorphous IGZO Thin-Film Transistors with a Low Thermal Budget Ultra-Violet Pulsed Light Process.
High Mobility Flexible Amorphous IGZO Thin-Film Transistors with a Low Thermal Budget Ultra-Violet Pulsed Light Process. M. Benwadih 1*, R. Coppard 1, K. Bonrad 2, A. Klyszcz 2, D. Vuillaume 3 1 : Univ.
More informationExcimer Laser Annealing of Hydrogen Modulation Doped a-si Film
Materials Transactions, Vol. 48, No. 5 (27) pp. 975 to 979 #27 The Japan Institute of Metals Excimer Laser Annealing of Hydrogen Modulation Doped a-si Film Akira Heya 1, Naoto Matsuo 1, Tadashi Serikawa
More information0HE, United Kingdom. United Kingdom , Japan
Tel. No.: 81-45-924-5357 Fax No.: 81-45-924-5339 e-mail: tkamiya@msl.titech.ac.jp Effects of Oxidation and Annealing Temperature on Grain Boundary Properties in Polycrystalline Silicon Probed Using Nanometre-Scale
More informationThin-film transistors fabricated using sputter deposition of zno
Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 3-7-2013 Thin-film transistors fabricated using sputter deposition of zno Nan Xiao Follow this and additional
More informationLOW-TEMPERATURE poly-si (LTPS) thin-film transistors
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 1, JANUARY 2004 63 Performance and Reliability of Low-Temperature Polysilicon TFT With a Novel Stack Gate Dielectric and Stack Optimization Using PECVD
More informationElectrical characteristics of atomic layer deposited lanthanum oxide (La 2 O 3 ) films on In 0.53 Ga 0.47 As channel
2014.08.18 final examination Electrical characteristics of atomic layer deposited lanthanum oxide (La 2 O 3 ) films on In 0.53 Ga 0.47 As channel Department of Electronics and Applied Physics Iwai/Kakushima
More informationLOW-TEMPERATURE polycrystalline silicon (LTPS)
1410 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 61, NO. 5, MAY 2014 Study of the Characteristics of Solid Phase Crystallized Bridged-Grain Poly-Si TFTs Wei Zhou, Shuyun Zhao, Rongsheng Chen, Meng Zhang,
More informationarxiv:cond-mat/ v2 [cond-mat.mtrl-sci] 29 Nov 2003
Fabrication and Electrical Properties of Pure Phase Films B. G. Chae, D. H. Youn, H. T. Kim, S. Maeng, and K. Y. Kang Basic Research Laboratory, ETRI, Daejeon 305-350, Republic of Korea arxiv:cond-mat/0311616v2
More informationBehavior of the parameters of microcrystalline silicon TFTs under mechanical strain. S. Janfaoui*, C. Simon, N. Coulon, T.
Author manuscript, published in "Solid-State Electronics 93 (2014) 1-7" DOI : 10.1016/j.sse.2013.12.001 Behavior of the parameters of microcrystalline silicon TFTs under mechanical strain S. Janfaoui*,
More informationHighly efficient deep-uv light-emitting diodes using AlN-based, deep-uv transparent glass electrodes
Supporting Information Highly efficient deep-uv light-emitting diodes using AlN-based, deep-uv transparent glass electrodes Tae Ho Lee, Byeong Ryong Lee, Kyung Rock Son, Hee Woong Shin,, and Tae Geun Kim
More informationEffects of Moisture on Pentacene Field-Effect Transistors with Polyvinylpyrrolidone Gate Insulator
Mol. Cryst. Liq. Cryst., Vol. 531: pp. 14=[314] 20=[320], 2010 Copyright # Taylor & Francis Group, LLC ISSN: 1542-1406 print=1563-5287 online DOI: 10.1080/15421406.2010.495928 Effects of Moisture on Pentacene
More informationSemiconductor devices for display and memory application
Semiconductor devices for display and memory application Chungnam National University April 18, 2014 Gawon Lee 1 Contents 1. Semiconductor Engineering Lab. 2. Oxide Thin Film Transistors 2.1 Introduction
More informationDeposited by Sputtering of Sn and SnO 2
Journal of the Korean Ceramic Society Vol. 49, No. 5, pp. 448~453, 2012. http://dx.doi.org/10.4191/kcers.2012.49.5.448 Comparative Study of Nitrogen Incorporated SnO 2 Deposited by Sputtering of Sn and
More informationHOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:
HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,
More informationEffect of Hydrogen Treatment on Electrical Properties of Hafnium Oxide for Gate Dielectric Application
JURNAL F SEMINDUTR TEHNLGY AND SIENE, VL.1, N. 2, JUNE, 2001 95 Effect of Hydrogen Treatment on Electrical Properties of Hafnium xide for Gate Dielectric Application Kyu-Jeong hoi, Woong-hul Shin, and
More informationAN ABSTRACT OF THE DISSERTATION OF. Electrical and Computer Engineering presented on November 5, John F. Wager
AN ABSTRACT OF THE DISSERTATION OF David Hong for the degree of Doctor of Philosophy in Electrical and Computer Engineering presented on November 5, 2008. Title: Fabrication and Characterization of Thin-film
More informationLateral SbTeN based multi-layer phase change memory for multi-state storage
Available online at www.sciencedirect.com Microelectronic Engineering 84 (2007) 2901 2906 www.elsevier.com/locate/mee Lateral SbTeN based multi-layer phase change memory for multi-state storage You Yin
More informationAchieving High Field-Effect Mobility in Amorphous Indium- Gallium-Zinc Oxide by Capping a Strong Reduction Layer
www.materialsviews.com www.advmat.de Achieving High Field-Effect Mobility in Amorphous Indium- Gallium-Zinc Oxide by Capping a Strong Reduction Layer Hsiao-Wen Zan, * Chun-Cheng Yeh, Hsin-Fei Meng, Chuang-Chuang
More information2017 International Conference on Semiconductor Technology for Ultra Large Scale Integrated Circuits and Thin Film Transistors (ULSIC vs.
2017 International Conference on Semiconductor Technology for Ultra Large Scale Integrated Circuits and Thin Film Transistors (ULSIC vs. TFT 6) Editor: Y. Kuo Sponsoring Division: Electronics and Photonics
More informationPassivation of SiO 2 /Si Interfaces Using High-Pressure-H 2 O-Vapor Heating
Jpn. J. Appl. Phys. Vol. 39 (2000) pp. 2492 2496 Part, No. 5A, May 2000 c 2000 The Japan Society of Applied Physics Passivation of O 2 / Interfaces Using High-Pressure-H 2 O-Vapor Heating Keiji SAKAMOTO
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More information