Method to obtain TEOS PECVD Silicon Oxide Thick Layers for Optoelectronics devices Application

Size: px
Start display at page:

Download "Method to obtain TEOS PECVD Silicon Oxide Thick Layers for Optoelectronics devices Application"

Transcription

1 Method to obtain TEOS PECVD Silicon Oxide Thick Layers for Optoelectronics devices Application ABSTRACT D. A. P. Bulla and N. I. Morimoto Laboratório de Sistemas Integráveis da EPUSP São Paulo - S.P. - Brazil bulla@lsi.usp.br, morimoto@lsi.usp.br We report a method to obtain thick and uniform silicon oxide dielectric layer with effective control of the refractive index, to apply it in optoelectronics devices. TEOS PECVD silicon oxide showed a large stress that impose a strong limitation in the thickness of the deposited layer. Rapid Thermal Annealing (RTA) process was used to densify and relaxation of the stress in the silicon oxide layer. The process, described in this paper, use a combination of the TEOS PECVD deposition and RTA processes to obtain silicon oxide layers up to 4 µm thick. These layers were analyzed by stress meter, ellipsometry, FTIRS and RBS. INTRODUCTION In optoelectronics devices, based on silicon substrate, it is necessary a buffer layer to insulate the dielectric optical medium from the substrate [7] (when red laser is used as light source). The thickness of the buffer layer must be higher than 3 µm, in order to minimize the light absorption by the silicon substrate. Silicon oxide is widely used material as buffer layer due to its optical quality and compatibility with microelectronic processes. TEOS (Tetraethylorthosilicate) PECVD (Plasma Enhanced Chemical Vapor Deposition) silicon oxide, deposited in a home made cluster tool system, showed a high compressive stress [2], which cause the crack of the deposited layer (for thickness > 1.0 µm). Rapid Thermal Annealing (RTA) process promotes the relaxation of the stress on the silicon oxide deposited layer. This paper describe a multilayer TEOS PECVD silicon oxide deposition followed by a RTA treatment process which allow us to obtain silicon oxide layer up to 4 µm thick. The control of the refractive index of TEOS PECVD silicon oxide layer is obtained by controlling the O/Si ratio. EXPERIMENTAL Silicon substrate used for TEOS PECVD oxide deposition were p-type <100>; 5-15 Ω.cm. Table 1 shows the deposition process parameters used for each TEOS PECVD silicon oxide deposition carried out in a home made cluster tool system [1,2]. Table 1: Deposition process parameters used for each TEOS PECVD silicon oxide deposition.

2 RF power (W) 400 Temperature ( C) 360 Distance between electrodes (mm) 15 Oxygen flux (sccm) 200 TEOS flux (sccm) 40 Process pressure (Torr) 2.5 Thickness (nm) 570 RTA process, carried out after each TEOS PECVD deposition, was performed in a halogen lamps RTP furnace (Heatpulse AG Associates Inc.) at 900 C; 120 s; in N 2 ambient. The TEOS PECVD silicon oxide thickness measurements were made in a Rudolph Research ellipsometer model Auto-El-NIR3, OH bonds content was measured by FTIRS (Fourier Transform Infra Red Spectroscopy); RBS (Rutherford Back Scattering) was used to determine the deposited films stoichiometry (O/Si). The stress measurements were made in Tencor Instruments stress meter station model FLX2400 that has the possibility to heat the sample in situ until 900 C. This system obtains the stress by measuring the radius of curvature of the wafer. The radius of curvature is measured using the laser beam reflection technique. Before each TEOS PECVD deposition process, it was made a chamber wall cleaning process using a plasma of a mixture of 100 sccm CF 4 and 20 sccm O 2. This procedure ensures the same initial conditions for all deposition process. The processes sequence used to produce the silicon oxide thick layer Silicon substrates were cleaned by standard RCA process, followed by measurement of FTIR background spectrum and wafer radius of curvature. The sequence for each step of the process was the following: PECVD deposition; FTIRS; ellipsometry; stress measurement; RTA; FTIRS; ellipsometry and stress measurement. This sequence was repeated for each layer of deposited SiO 2. RESULTS AND DISCUSSION Table 2 shows the thickness and the refractive index of the first TEOS PECVD silicon oxide deposited layer. We made the measurements in five different points over the wafer. The average value and the standard deviation were considered as measured thickness and error respectively. Table 2: First TEOS PECVD silicon oxide layer First SiO 2 layer as-deposited after annealing Thickness (nm) ± ± 5.4 Refractive Index 1.44 ± ± 0.02 The uniformity of these as-deposited SiO 2 films is better than 97%, which is suitable for optical applications. After annealing, the film densification was ~11%. The high reproducibility of the silicon oxide deposition process [2] allows us to consider that the others layers have the same characteristics of the first one.

3 Figure 1 shows the thickness of SiO 2 multilayers deposited by TEOS PECVD after RTA in each step. The final thickness, of the silicon oxide layer, exceed the upper limit of the ellipsometer (< 3.2 µm). Then, for the lasts steps, we extrapolate the thickness as shown in figure 1. 5 SiO 2 Layers (after annealing) 4 Thickness (µm) Layers Figure 1: Thickness of SiO 2 multilayers deposited by TEOS PECVD after RTA. Figure 2 shows the behavior of stress in function of the number of deposited layers before and after RTA. The multilayer deposition process was stopped when the film crack. The film crack occurred only during the annealing process of the ninth deposited layer, that correspond a thickness. of ~4.7 µm Stress (10 9 Dyne/cm 2 ) Compr. Tens. without RTA (last) after RTA (last) each layer ~0.52µm Layers Figure 2: Stress measurements for each layer of deposited SiO 2, with and without RTA. FTIRS measurements.

4 FTIRS was used to control the OH bond content and water present in the films [4]. These contaminants induce bad characteristic to optical properties of SiO 2 film. Its presence is associated to increase of loss in optical devices and changes of refractive index material. In the figure (3), are shown FTIR spectra of one layer. In the next depositions (layers) the same behavior were found. The OH absorption peak [6] at 960 and 1119 cm -1 was reduced by RTA. RBS measurements. RBS was used to determine the stoichiometry of SiO x films [5] and to observe the interface behavior between SiO x layers. RBS spectrum is showed in the figure 4. The stoichiometry of SiO x films was determined by fitting the RBS spectrum with the RUMP simulator [3], The O/Si ratio is 1.9/1.1. The interface between layers was not detected. F T I R (single layer) RBS (2 layers) Absorbance (a.u.) before R TP after RTP O -H cont. (a. u.) Beam He + 2.4MeV(70 ) O (SiO 2 ) Si (substrate) Si (SiO 2 ) W avenumbers (cm -1 ) Figure 3: FTIR spectra of a SiO 2 single layer, as-deposited and after RTA. Energy (KeV) Figure 4: RBS spectrum of two SiO 2 layers, after RTA. CONCLUSION We obtained SiO 2 tick films using TEOS PECVD multideposition combined with RTA. The film thickness is stress limited. The thickness limit achieve was ~ 4.2 µm with compressive stress (~1.4x10 9 dyne/cm 2 ). The refractive index of these SiO 2 films showed low variation with the process, 1.44±0.02. The O/Si ratio is 1.9/1.1 which is close to the thermal silicon oxide, and no interface between layers was detected. The OH, present into the film, was minimized by RTA. These films have good characteristics for optoelectronics devices application.

5 ACKNOWLEDGMENTS The authors are in debt with LAMFI/IFUSP by RBS measurements; and C. Viana for your assistence in the PECVD system. Financial support from FAPESP, FINEP, CNPq are gratefully acknowledged. REFERENCES [1] N.I.Morimoto, J.W.Swart and F.M.Yoshihiro, in Proc. X Congr. of Brazilian Microelect. Soc. Vol.1, p.341, Canela, Brazil [2] N.I.Morimoto and J.W.Swart, in Proc. V Symp. Rapid Thermal and Integrated Processing, MRS, Vol 429, p.263, San Francisco, [3] L.R.Doolittle, Nucl. Instrm. Methods B, Vol 9, p.224, [4] J.Mort and F.Jansen, Plasma Deposited Thin Films, CRC Press, [5] W.K.Chu, Backscattering Spectrometry, Academic Press, New York, [6] C.G.Madras, P.Y.Wong, I.N.Miaoulis and L.M.Goldman, in MRS Symp. Proc. Vol.356, [7] H.P.Zappe, Introduction to Semiconductor Integrated Optics, Artch House, Boston, 1995.

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE Abstract ANA NEILDE R. DA SILVA, NILTON MORIMOTO, OLIVIER BONNAUD* neilde@lsi.usp.br - morimoto@lsi.usp.br

More information

PECVD SiO 2 SACRIFICIAL LAYERS FOR FABRICATION OF FREE - STANDING POLYSILICON FILAMENTS

PECVD SiO 2 SACRIFICIAL LAYERS FOR FABRICATION OF FREE - STANDING POLYSILICON FILAMENTS PECVD SiO 2 SACRIFICIAL LAYERS FOR FABRICATION OF FREE - STANDING POLYSILICON FILAMENTS Eliphas W. Simões 1, Rogério Furlan 2, Nilton I. Morimoto 3, Olivier Bonnaud 4*, Ana N. R. da Silva 5, Maria L. P.

More information

Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology

Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology Applied Surface Science 212 213 (2003) 388 392 Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology Marcus A. Pereira, José A. Diniz, Ioshiaki Doi *, Jacobus W. Swart

More information

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

Low Temperature Dielectric Deposition for Via-Reveal Passivation. EMPC 2013, September 9-12, Grenoble; France Low Temperature Dielectric Deposition for Via-Reveal Passivation. Kath Crook, Mark Carruthers, Daniel Archard, Steve Burgess, Keith Buchanan SPTS Technologies,

More information

Low Thermal Budget NiSi Films on SiGe Alloys

Low Thermal Budget NiSi Films on SiGe Alloys Mat. Res. Soc. Symp. Proc. Vol. 745 2003 Materials Research Society N6.6.1 Low Thermal Budget NiSi Films on SiGe Alloys S. K. Ray 1,T.N.Adam,G.S.Kar 1,C.P.SwannandJ.Kolodzey Department of Electrical and

More information

Residual stress analysis of SiO films deposited by

Residual stress analysis of SiO films deposited by Ž. Surface and Coatings Technology 131 000 153 157 Residual stress analysis of SiO s deposited by plasma-enhanced chemical vapor deposition Jin-Kyung Choi a,, J. Lee a, Ji-Beom Yoo a, Jong-Sun Maeng b,

More information

Merle D. Yoder, Jr. 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

Merle D. Yoder, Jr. 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT LOW TEMPERATURE DEPOSITION OF FILMS BY ECR INT~0DUCTION Merle D. Yoder, Jr. 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT SiO films of high quality have been depositeä

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

Red luminescence from Si quantum dots embedded in SiO x films grown with controlled stoichiometry

Red luminescence from Si quantum dots embedded in SiO x films grown with controlled stoichiometry Red luminescence from Si quantum dots embedded in films grown with controlled stoichiometry Zhitao Kang, Brannon Arnold, Christopher Summers, Brent Wagner Georgia Institute of Technology, Atlanta, GA 30332

More information

Instructor: Dr. M. Razaghi. Silicon Oxidation

Instructor: Dr. M. Razaghi. Silicon Oxidation SILICON OXIDATION Silicon Oxidation Many different kinds of thin films are used to fabricate discrete devices and integrated circuits. Including: Thermal oxides Dielectric layers Polycrystalline silicon

More information

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to Supporting Information: Substrate preparation and SLG growth: All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to aid in visual inspection of the graphene samples. Prior

More information

Ultra High Barrier Coatings by PECVD

Ultra High Barrier Coatings by PECVD Society of Vacuum Coaters 2014 Technical Conference Presentation Ultra High Barrier Coatings by PECVD John Madocks & Phong Ngo, General Plasma Inc., 546 E. 25 th Street, Tucson, Arizona, USA Abstract Silicon

More information

Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining

Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining Sādhanā Vol. 34, Part 4, August 2009, pp. 557 562. Printed in India Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining VIVEKANAND BHATT 1,, SUDHIR CHANDRA 1 and

More information

Passivation of SiO 2 /Si Interfaces Using High-Pressure-H 2 O-Vapor Heating

Passivation of SiO 2 /Si Interfaces Using High-Pressure-H 2 O-Vapor Heating Jpn. J. Appl. Phys. Vol. 39 (2000) pp. 2492 2496 Part, No. 5A, May 2000 c 2000 The Japan Society of Applied Physics Passivation of O 2 / Interfaces Using High-Pressure-H 2 O-Vapor Heating Keiji SAKAMOTO

More information

O2 Plasma Damage and Dielectric Recoveries to Patterned CDO Low-k Dielectrics

O2 Plasma Damage and Dielectric Recoveries to Patterned CDO Low-k Dielectrics O2 Plasma Damage and Dielectric Recoveries to Patterned CDO Low-k Dielectrics H. Huang 1, J. Bao 1, H. Shi 1, P. S. Ho 1, M L McSwiney 2, M D Goodner 2, M Moinpour 2, and G M Kloster 2 1 Laboratory for

More information

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO (glass) Major factor in making Silicon the main semiconductor Grown at high temperature in

More information

Thin. Smooth. Diamond.

Thin. Smooth. Diamond. UNCD Wafers Thin. Smooth. Diamond. UNCD Wafers - A Family of Diamond Material UNCD is Advanced Diamond Technologies (ADT) brand name for a family of thin fi lm diamond products. UNCD Aqua The Aqua series

More information

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition Hideyuki YAMAZAKI, Advanced LSI Technology Laboratory, Toshiba Corporation hideyuki.yamazaki@toshiba.co.jp

More information

Thin. Smooth. Diamond.

Thin. Smooth. Diamond. UNCD Wafers Thin. Smooth. Diamond. UNCD Wafers - A Family of Diamond Material UNCD is Advanced Diamond Technologies (ADT) brand name for a family of thin fi lm diamond products. UNCD Aqua The Aqua series

More information

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications Journal of ELECTRONIC MATERIALS, Vol. 31, No. 5, 2002 Special Issue Paper Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems

More information

Amorphous silicon waveguides for microphotonics

Amorphous silicon waveguides for microphotonics 4 Amorphous silicon waveguides for microphotonics Amorphous silicon a-si was made by ion irradiation of crystalline silicon with 1 10 15 Xe ions cm 2 at 77 K in the 1 4 MeV energy range. Thermal relaxation

More information

Polycrystalline and microcrystalline silicon

Polycrystalline and microcrystalline silicon 6 Polycrystalline and microcrystalline silicon In this chapter, the material properties of hot-wire deposited microcrystalline silicon are presented. Compared to polycrystalline silicon, microcrystalline

More information

ALD systems and SENTECH Instruments GmbH

ALD systems and SENTECH Instruments GmbH ALD systems and processes @ SENTECH Instruments GmbH H. Gargouri, F. Naumann, R. Rudolph and M. Arens SENTECH Instruments GmbH, Berlin www.sentech.de 1 2 Agenda 1. Company Introduction 2. SENTECH-ALD-Systems

More information

Effects of Thin Film Depositions on the EUV mask Flatness

Effects of Thin Film Depositions on the EUV mask Flatness Effects of Thin Film Depositions on the EUV mask Flatness Kyoung-Yoon Bang, Jinback Back, Hwan-Seok Seo, Dongwan Kim, DongHoon Chung, SeongSue Kim, Sang-Gyun Woo, and HanKu Cho Photomask Team Semiconductor

More information

Oxide Growth. 1. Introduction

Oxide Growth. 1. Introduction Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various

More information

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor Manabu Shimada, 1 Kikuo Okuyama, 1 Yutaka Hayashi, 1 Heru Setyawan, 2 and Nobuki Kashihara 2 1 Department

More information

PREMETAL PLANARIZATION USING SPIN-ON-DIELECTRIC. Fred Whitwer, Tad Davies, Craig Lage National Semiconductor Corp., Puyallup, WA, 98373

PREMETAL PLANARIZATION USING SPIN-ON-DIELECTRIC. Fred Whitwer, Tad Davies, Craig Lage National Semiconductor Corp., Puyallup, WA, 98373 PREMETAL PLANARIZATION USING SPIN-ON-DIELECTRIC Fred Whitwer, Tad Davies, Craig Lage National Semiconductor Corp., Puyallup, WA, 98373 ABSTRACT A silicate type spin-on-glass (SOG) has been used to planarize

More information

Chapter 6. Delamination Phenomena

Chapter 6. Delamination Phenomena 86 Chapter 6 This section discusses delamination phenomena of ferroelectric capacitors, as a function of hydrogen-induced degradation. The data will be published in the Japanese Journal of Applied Physics

More information

Electrical characteristics of Gd 2 O 3 thin film deposited on Si substrate

Electrical characteristics of Gd 2 O 3 thin film deposited on Si substrate Electrical characteristics of Gd 2 O 3 thin film deposited on Si substrate Chizuru Ohshima*, Ikumi Kashiwagi*, Shun-ichiro Ohmi** and Hiroshi Iwai* Frontier Collaborative Research Center* Interdisciplinary

More information

Chemical Vapor Deposition

Chemical Vapor Deposition Preparation of Low-k Porous SiO 2 Films by SiO 2 /Organic Hybrid Chemical Vapor Deposition Akira Fujimoto and Osamu Sugiura Department of Physical Electronics, Tokyo Institute of Technology, 2-2-, O-okayama,

More information

Crystalline Silicon Technologies

Crystalline Silicon Technologies Crystalline Silicon Technologies in this web service in this web service Mater. Res. Soc. Symp. Proc. Vol. 1210 2010 Materials Research Society 1210-Q01-01 Hydrogen Passivation of Defects in Crystalline

More information

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON Maxim Fadel and Edgar Voges University of Dortmund, High Frequency Institute, Friedrich-Woehler Weg 4, 44227 Dortmund, Germany ABSTRACT

More information

Plasma-Enhanced Chemical Vapor Deposition

Plasma-Enhanced Chemical Vapor Deposition Plasma-Enhanced Chemical Vapor Deposition Steven Glenn July 8, 2009 Thin Films Lab 4 ABSTRACT The objective of this lab was to explore lab and the Applied Materials P5000 from a different point of view.

More information

Microstructure, morphology and their annealing behaviors of alumina films synthesized by ion beam assisted deposition

Microstructure, morphology and their annealing behaviors of alumina films synthesized by ion beam assisted deposition Nuclear Instruments and Methods in Physics Research B 206 (2003) 357 361 www.elsevier.com/locate/nimb Microstructure, morphology and their annealing behaviors of alumina films synthesized by ion beam assisted

More information

Optical characterization of an amorphoushydrogenated carbon film and its application in phase modulated diffractive optical elements

Optical characterization of an amorphoushydrogenated carbon film and its application in phase modulated diffractive optical elements Optical characterization of an amorphoushydrogenated carbon film and its application in phase modulated diffractive optical elements G. A. Cirino a, P. Verdonck a, R. D. Mansano a, L. G. Neto b a LSI-PEE-EPUSP

More information

SYNTHESIS AND ETCHING OF AMORPHOUS SILICON CARBIDE THIN FILMS WITH HIGH CARBON CONTENT

SYNTHESIS AND ETCHING OF AMORPHOUS SILICON CARBIDE THIN FILMS WITH HIGH CARBON CONTENT Revista Brasileira de Aplicações de Vácuo, v. 26, n. 4, 193-197, 2007. 2007 SYNTHESIS AND ETCHING OF AMORPHOUS SILICON CARBIDE THIN FILMS WITH HIGH CARBON CONTENT M.A. Fraga 1* ; R.S. Pessoa 1 ; M. Massi

More information

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing E.A. (Gene) Fitzgerald M.J. Mori, C.L.Dohrman, K. Chilukuri MIT Cambridge, MA USA Funding: MARCO IFC and Army

More information

Materials Characterization

Materials Characterization Materials Characterization C. R. Abernathy, B. Gila, K. Jones Cathodoluminescence (CL) system FEI Nova NanoSEM (FEG source) with: EDAX Apollo silicon drift detector (TE cooled) Gatan MonoCL3+ FEI SEM arrived

More information

Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab.

Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA. Nano-Bio Electronic Materials and Processing Lab. Surface Preparation and Cleaning Conference April 19-20, 2016, Santa Clara, CA, USA Issues on contaminants on EUV mask Particle removal on EUV mask surface Carbon contamination removal on EUV mask surface

More information

Atomic Layer Deposition of Novel High Dielectric Constant Materials

Atomic Layer Deposition of Novel High Dielectric Constant Materials Atomic Layer Deposition of Novel High Dielectric Constant Materials Adam Kueltzo # & Julie Lam * Thornton Fractional North High School # and Maine East High School * August 2, 2007 University of Illinois

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)

More information

Ion Irradiation Enhanced Formation and Luminescence of Silicon Nanoclusters from a-sio x

Ion Irradiation Enhanced Formation and Luminescence of Silicon Nanoclusters from a-sio x Journal of the Korean Physical Society, Vol. 39, December 2001, pp. S83 S87 Ion Irradiation Enhanced Formation and Luminescence of Silicon Nanoclusters from a-sio x Yohan Sun, Se-Young Seo and Jung H.

More information

Assessment of the composition of Silicon-Rich Oxide films for photovoltaic applications by optical techniques

Assessment of the composition of Silicon-Rich Oxide films for photovoltaic applications by optical techniques Available online at www.sciencedirect.com Energy Procedia 10 (2011 ) 28 32 European Materials Research Society Conference Symp. Advanced Inorganic Materials and Concepts for Photovoltaics Assessment of

More information

Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization

Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization So-Ra Park 1,2, Jae-Sang Ro 1 1 Department of Materials Science and Engineering, Hongik University, Seoul, 121-791, Korea 2 EnSilTech

More information

Optical and Mechanical Properties of Toluene-TEOS Hybrid Plasma-Polymer Thin Films Deposited by Using PECVD

Optical and Mechanical Properties of Toluene-TEOS Hybrid Plasma-Polymer Thin Films Deposited by Using PECVD Journal of the Korean Physical Society, Vol. 55, No. 5, November 2009, pp. 1780 1784 Optical and Mechanical Properties of Toluene-TEOS Hybrid Plasma-Polymer Thin Films Deposited by Using PECVD S.-J. Cho,

More information

ALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water

ALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water ALD of Scandium Oxide from Tris(N,N -diisopropylacetamidinato)scandium and Water Philippe P. de Rouffignac, Roy G. Gordon Dept. of Chemistry,, Cambridge, MA gordon@chemistry.harvard.edu (617) 495-4017

More information

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi

More information

Study of a-sige:h Films and n-i-p Devices used in High Efficiency Triple Junction Solar Cells.

Study of a-sige:h Films and n-i-p Devices used in High Efficiency Triple Junction Solar Cells. Study of a-sige:h Films and n-i-p Devices used in High Efficiency Triple Junction Solar Cells. Pratima Agarwal*, H. Povolny, S. Han and X. Deng. Department of Physics and Astronomy, University of Toledo,

More information

Large area silicon epitaxy using pulsed DC magnetron sputtering deposition

Large area silicon epitaxy using pulsed DC magnetron sputtering deposition Large area silicon epitaxy using pulsed DC magnetron sputtering deposition Pascale Plantin, Fatiha Challali, Olivier Carriot, Frédéric Lainat, Michel Ancilotti, Gérard Gadot, Pascal Brault To cite this

More information

Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation

Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation Mat. Res. Soc. Symp. Proc. Vol. 686 2002 Materials Research Society Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation Jae-Hoon Song, Duck-Kyun Choi

More information

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition

Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition Mat. Res. Soc. Symp. Proc. Vol. 784 2004 Materials Research Society C7.7.1 Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical

More information

Thermal Annealing Effects on the Thermoelectric and Optical Properties of SiO 2 /SiO 2 +Au Multilayer Thin Films

Thermal Annealing Effects on the Thermoelectric and Optical Properties of SiO 2 /SiO 2 +Au Multilayer Thin Films American Journal of Materials Science 2015, 5(3A): 31-35 DOI: 10.5923/s.materials.201502.05 Thermal Annealing Effects on the Thermoelectric and Optical Properties of SiO 2 /SiO 2 +Au Multilayer Thin Films

More information

Thin Film Gas Sensor. Nanoelectronics and MEMS Laboratory National Electronics and Computer Technology

Thin Film Gas Sensor. Nanoelectronics and MEMS Laboratory National Electronics and Computer Technology Ion-assisted E-beam E Evaporated Thin Film Gas Sensor A. Wisitsoraat,, A. A Tuantranont,, V. V Patthanasettakul, T. Lomas,, and P. Chindaudom Nanoelectronics and MEMS Laboratory National Electronics and

More information

Review of CMOS Processing Technology

Review of CMOS Processing Technology - Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from

More information

AMORPHOUS SILICON DIOXIDE LAYER FOR HIGH EFFICIENCY CRYSTALLINE SOLAR CELLS

AMORPHOUS SILICON DIOXIDE LAYER FOR HIGH EFFICIENCY CRYSTALLINE SOLAR CELLS International Journal of Nanotechnology and Application (IJNA) ISSN(P): 2277-4777; ISSN(E): 2278-9391 Vol. 6, Issue 5, Dec 2016, 1-6 TJPRC Pvt. Ltd. AMORPHOUS SILICON DIOXIDE LAYER FOR HIGH EFFICIENCY

More information

CHAPTER 5 EFFECT OF POST DEPOSITION ANNEALING ON THE SURFACE MORPHOLOGY OF THE DLC FILM

CHAPTER 5 EFFECT OF POST DEPOSITION ANNEALING ON THE SURFACE MORPHOLOGY OF THE DLC FILM 86 CHAPTER 5 EFFECT OF POST DEPOSITION ANNEALING ON THE SURFACE MORPHOLOGY OF THE DLC FILM 5.1 INTRODUCTION Among various amorphous carbon films, DLC films produced via RF-PECVD have been successfully

More information

High Performance Optical Waveguides based on Boron and Phosphorous doped Silicon Oxynitride

High Performance Optical Waveguides based on Boron and Phosphorous doped Silicon Oxynitride High Performance Optical Waveguides based on Boron and Phosphorous doped Silicon Oxynitride Fei Sun*, Alfred Driessen, Kerstin Wörhoff Integrated Optical Micro Systems group, MESA+ Research Institute for

More information

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi

More information

3-6 Optical Thin Film Technology Used in the Terahertz Frequency

3-6 Optical Thin Film Technology Used in the Terahertz Frequency 3-6 Optical Thin Film Technology Used in the Terahertz Frequency HOSAKO Iwao The multi-layer optical films realize various functions such as wide-band anti-reflection coating, high reflection coating,

More information

TECHNICAL SPECIFICATIONS

TECHNICAL SPECIFICATIONS TECHNICAL SPECIFICATIONS FOR THE SUPPLY OF A PECVD by LIQUID SOURCE PRECURSOR FOR SCUOLA SUPERIORE SANT ANNA ALLEGATO A LOTTO 1 PROCEDURA APERTA IN LOTTI PER LA FORNITURA DI APPARECCHIATURE SCIENTIFICHE

More information

Self organization and properties of Black Silicon

Self organization and properties of Black Silicon TECHNISCHE UNIVERSITÄT ILMENAU 51st IWK Internationales Wissenschaftliches Kolloquium September 11-15, 2006 Self organization and properties of Black Silicon M. Fischer, M. Stubenrauch, Th. Kups, H. Romanus,

More information

Fabrication of the Amorphous Silicon Thin Layers in HIT Solar Cells

Fabrication of the Amorphous Silicon Thin Layers in HIT Solar Cells Fabrication of the Amorphous Silicon Thin Layers in HIT Solar Cells Abstract The intrinsic and n-type amorphous silicon (a-si) thin layers of the p-type substrate HIT solar cells were fabricated by plasma

More information

Doping and Oxidation

Doping and Oxidation Technische Universität Graz Institute of Solid State Physics Doping and Oxidation Franssila: Chapters 13,14, 15 Peter Hadley Technische Universität Graz Institute of Solid State Physics Doping Add donors

More information

Highly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma

Highly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma Highly Reliable Low Temperature Ultrathin Oxides Grown Using N 2 O Plasma Jam-Wem Lee 1, Yiming Li 1,2, and S. M. Sze 1,3 1 Department of Nano Device Technology, National Nano Device Laboratories, Hsinchu,

More information

Motivation: Biofunctional Composite Nanoparticles

Motivation: Biofunctional Composite Nanoparticles 1 Motivation: Biofunctional Composite Nanoparticles Iron Oxide Core Magnetic core Alternating magnetic field Brownian and Neél relaxation Bi-Material Composites MRI contrast enhancement and RF thermal

More information

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

Kinetics of Silicon Oxidation in a Rapid Thermal Processor Kinetics of Silicon Oxidation in a Rapid Thermal Processor Asad M. Haider, Ph.D. Texas Instruments Dallas, Texas USA Presentation at the National Center of Physics International Spring Week 2010 Islamabad

More information

Semiconductor Technology

Semiconductor Technology Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................

More information

INTEGRATED-CIRCUIT TECHNOLOGY

INTEGRATED-CIRCUIT TECHNOLOGY INTEGRATED-CIRCUIT TECHNOLOGY 0. Silicon crystal growth and wafer preparation 1. Processing Steps 1.1. Photolitography 1.2. Oxidation 1.3. Layer Deposition 1.4. Etching 1.5. Diffusion 1.6 Backend: assembly,

More information

the surface of a wafer, usually silicone. In this process, an oxidizing agent diffuses into the wafer

the surface of a wafer, usually silicone. In this process, an oxidizing agent diffuses into the wafer Analysis of Oxide Thickness Measurement Techniques of SiO2: Nanometrics Nanospec Reflectometer and Color Chart Eman Mousa Alhajji North Carolina State University Department of Materials Science and Engineering

More information

Correlation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide

Correlation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 15, No. 4, pp. 207-212, August 25, 2014 Regular Paper pissn: 1229-7607 eissn: 2092-7592 DOI: http://dx.doi.org/10.4313/teem.2014.15.4.207 Correlation

More information

CHAPTER 2. EFFECT OF COBALT DOPING ON THE STRUCTURAL AND OPTICAL PROPERTIES OF TiO 2 FILMS PREPARED BY SOL-GEL PROCESS

CHAPTER 2. EFFECT OF COBALT DOPING ON THE STRUCTURAL AND OPTICAL PROPERTIES OF TiO 2 FILMS PREPARED BY SOL-GEL PROCESS 3 CHAPTER EFFECT OF COBALT DOPING ON THE STRUCTURAL AND OPTICAL PROPERTIES OF TiO FILMS PREPARED BY SOL-GEL PROCESS.1 INTRODUCTION Titanium dioxide (TiO ) thin films possess high transmittance and high

More information

Cathodoluminescence measurements of suboxide band-tail and Si dangling bond states at ultrathin Si SiO 2 interfaces

Cathodoluminescence measurements of suboxide band-tail and Si dangling bond states at ultrathin Si SiO 2 interfaces Cathodoluminescence measurements of suboxide band-tail and Si dangling bond states at ultrathin Si SiO 2 interfaces A. P. Young a) Department of Electrical Engineering, The Ohio State University, Columbus,

More information

Measurement of thickness of native silicon dioxide with a scanning electron microscope

Measurement of thickness of native silicon dioxide with a scanning electron microscope Measurement of thickness of native silicon dioxide with a scanning electron microscope V. P. Gavrilenko* a, Yu. A. Novikov b, A. V. Rakov b, P. A. Todua a a Center for Surface and Vacuum Research, 40 Novatorov

More information

Ag 2 S: Fabrication and Characterization Techniques

Ag 2 S: Fabrication and Characterization Techniques 2 2 S: Fabrication and Characterization Techniques This chapter describes two fabrication methods used for the growth of 2 S thin films. The specific growth parameters are presented for each method as

More information

FESEM Analysis of BPSG Films After Reflow

FESEM Analysis of BPSG Films After Reflow Chiang Mai J. Sci. 2007; 34(1) 35 Chiang Mai J. Sci. 2007; 34(1) : 35-46 www.science.cmu.ac.th/journal-science/josci.html Contributed Paper FESEM Analysis of BPSG Films After Reflow Uda Hashim*, Nik H.N.

More information

Low-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells

Low-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells Low-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells The MIT Faculty has made this article openly available. Please share how this access benefits

More information

scattering study of phase separation at initially mixed HfO 2 -SiO

scattering study of phase separation at initially mixed HfO 2 -SiO ERC TeleSeminar In situ low-angle x-ray x scattering study of phase separation at initially mixed HfO -SiO thin film interfaces Paul C. McIntyre Jeong-hee Ha Department of Materials Science and Engineering,

More information

Today s Class. Materials for MEMS

Today s Class. Materials for MEMS Lecture 2: VLSI-based Fabrication for MEMS: Fundamentals Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, Recap: Last Class What is

More information

Crystalline silicon surface passivation with SiON:H films deposited by medium frequency magnetron sputtering

Crystalline silicon surface passivation with SiON:H films deposited by medium frequency magnetron sputtering Available online at www.sciencedirect.com Physics Procedia 18 (2011) 56 60 The Fourth International Conference on Surface and Interface Science and Engineering Crystalline silicon surface passivation with

More information

Lecture Day 2 Deposition

Lecture Day 2 Deposition Deposition Lecture Day 2 Deposition PVD - Physical Vapor Deposition E-beam Evaporation Thermal Evaporation (wire feed vs boat) Sputtering CVD - Chemical Vapor Deposition PECVD LPCVD MVD ALD MBE Plating

More information

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: Chapter 4 1 CHAPTER 4: Oxidation Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are: 1. mask against implant or diffusion of dopant into silicon 2. surface passivation

More information

200mm Next Generation MEMS Technology update. Florent Ducrot

200mm Next Generation MEMS Technology update. Florent Ducrot 200mm Next Generation MEMS Technology update Florent Ducrot The Most Exciting Industries on Earth Semiconductor Display Solar 20,000,000x reduction in COST PER TRANSISTOR in 30 years 1 20x reduction in

More information

Microelectronic Device Instructional Laboratory. Table of Contents

Microelectronic Device Instructional Laboratory. Table of Contents Introduction Process Overview Microelectronic Device Instructional Laboratory Introduction Description Flowchart MOSFET Development Process Description Process Steps Cleaning Solvent Cleaning Photo Lithography

More information

Microwave PECVD of Micro-Crystalline Silicon

Microwave PECVD of Micro-Crystalline Silicon Microwave PECVD of Micro-Crystalline Silicon Wim Soppe 1, Camile Devilee 1, Sacha Schiermeier 1, Harry Donker 2, J.K. Rath 3 1 ECN Solar Energy, P.O. Box 1, 1755 ZG Petten, The Netherlands. 2 Laboratory

More information

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009 Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology

More information

Large-Grain Polysilicon Films with Low Intragranular Defect Density by Low- Temperature Solid-Phase Crystallization

Large-Grain Polysilicon Films with Low Intragranular Defect Density by Low- Temperature Solid-Phase Crystallization Mat. Res. Soc. Symp. Proc. Vol. 715 2002 Materials Research Society Large-Grain Polysilicon Films with Low Intragranular Defect Density by Low- Temperature Solid-Phase Crystallization Xiang-Zheng Bo, Nan

More information

M. Hasumi, J. Takenezawa, Y. Kanda, T. Nagao and T. Sameshima

M. Hasumi, J. Takenezawa, Y. Kanda, T. Nagao and T. Sameshima Proceedings of 6th Thin Film Materials & Devices Meeting November 2-3, 2009, Kyoto, Japan http://www.tfmd.jp/ Characterization of SiO x /Si Interface Properties by Photo Induced Carrier Microwave Absorption

More information

Czochralski Crystal Growth

Czochralski Crystal Growth Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling

More information

Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate

Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(1) Substrate Fan Wu Microelectronics Center, Medtronic Inc., Tempe, AZ 85261 James E. Morris Department of Electrical

More information

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming

More information

Optically thin palladium films on silicon-based substrates and nanostructure formation: effects of hydrogen

Optically thin palladium films on silicon-based substrates and nanostructure formation: effects of hydrogen Ž. Applied Surface Science 161 2000 54 60 www.elsevier.nlrlocaterapsusc Optically thin palladium films on silicon-based substrates and nanostructure formation: effects of hydrogen Andreas Othonos a,),

More information

Chapter 5 Thermal Processes

Chapter 5 Thermal Processes Chapter 5 Thermal Processes 1 Topics Introduction Hardware Oxidation Diffusion Annealing Post-Implantation Alloying Reflow High Temp CVD Epi Poly Silicon Nitride RTP RTA RTP Future Trends 2 Definition

More information

Cobalt Silicide Formation and Patterning Technology

Cobalt Silicide Formation and Patterning Technology Cobalt Silicide Formation and Patterning Technology Neil S. Patel Microelectronic Engineering Rochester Institute of Technology Rochester, NY 14623 Abstract The goal of this investigation was to develop

More information

Dielectric II-VI and IV-VI Metal Chalcogenide Thin Films in Hollow Glass Waveguides (HGWs) for Infrared Spectroscopy and Laser Delivery

Dielectric II-VI and IV-VI Metal Chalcogenide Thin Films in Hollow Glass Waveguides (HGWs) for Infrared Spectroscopy and Laser Delivery Dielectric II-VI and IV-VI Metal Chalcogenide Thin Films in Hollow Glass Waveguides (HGWs) for Infrared Spectroscopy and Laser Delivery Carlos M. Bledt * a, Daniel V. Kopp a, and James A. Harrington a

More information

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic

More information

LOW-TEMPERATURE poly-si (LTPS) thin-film transistors

LOW-TEMPERATURE poly-si (LTPS) thin-film transistors IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 51, NO. 1, JANUARY 2004 63 Performance and Reliability of Low-Temperature Polysilicon TFT With a Novel Stack Gate Dielectric and Stack Optimization Using PECVD

More information

Access to the published version may require subscription. Published with permission from: Institute of Physics

Access to the published version may require subscription. Published with permission from: Institute of Physics http://uu.diva-portal.org This is an author produced version of a paper published in Journal of Physics, Conference Series. This paper has been peer-reviewed but does not include the final publisher proof-corrections

More information

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001) APPLICATION NOTE State of the art quality of a Ox interfacial passivation layer formed on (001) Summary A number of research efforts have been made to realize Metal-Oxide-Semiconductor Field Effect Transistors

More information

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming

More information

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies

More information