Materials Characterization for Stress Management
|
|
- Pearl Atkins
- 6 years ago
- Views:
Transcription
1 Materials Characterization for Stress Management Ehrenfried Zschech, Fraunhofer IZFP Dresden, Germany Workshop on Stress Management for 3D ICs using TSVs San Francisco/CA, July 13, 2010
2 Outline Stress management in complex systems: The need of multi-scale materials characterization Materials parameters database Device strain measurements for model validation / calibration Interaction modeling / simulation multi-scale materials data
3 Outline Stress management in complex systems: The need of multi-scale materials characterization Materials parameters database Device strain measurements for model validation / calibration Interaction modeling / simulation multi-scale materials data
4 Materials data, techniques and validation Questions to be answered: - Which DATA is needed, what needs to be measured? - Which CHARACTERIZATION TECHNIQUES are needed? - Which VALIDATION is needed?
5 Stress engineering for 3D TSV-based technology * Chip Performance o FET stress engineering vs. 3D IC integration impact (wafer thinning to some 10 µm, metal TSV, metal micro-bumps, ) o Effect of package-induced stress on transistor-to-transistor performance variation through variation in carrier mobility and threshold voltage (effect on device characteristics) o Stress effect on leakage and power Reliability o 3D thermal and stress effects in electromigration and stress migration o ILD/IMD cracking, delamination, etc. * Particular integration scheme: via-middle (particularly sensitive to mechanical stress) 5
6
7 Multi-scale materials characterization - Stress management in complex systems (packaged dies, 3D integration, etc.) requires multi-scale modeling and MULTI-SCALE CHARACTERIZATION. - Local materials modifications require MULTI-SCALE CHARACTERIZATION. Example: Low-k/ultra low-k dielectrics 1) E in IMD in dense OSG 2) E in UV-cured porous OSG - Analytical TECHNIQUES with different spatial resolution are needed.
8 Multi-scale materials mechanical characterization Scale 10 mm 1 mm 1 µm 1 nm Macro Micro Nano Tensile tester Micro-shear tester Nanoindenter Bending tester DMA AFAM 4P bending Ultrasonic microscopy F specimen E(T,t), CTE(T), Poisson(T), (visco)-plasticity, viscoelasticity geometry and microstructure dependency
9 Outline Stress management in complex systems: The need of multi-scale materials characterization Materials parameters database Device strain measurements for model validation / calibration Interaction modeling / simulation multi-scale materials data
10 Materials parameters database Materials parameters database is needed o as input for modeling / simulation o For each technology node (characterized by geometry, materials, strain, ) Multi-scale materials parameters are needed o for wafer-level materials o for packaging materials 10
11 Materials for assembly and packaging Materials Functionality Chemical Compositions Materials properties Measurement techniques Interposer (organic PCB) Chip carrier and electr. redistribution Composit of epoxy polymer and glass fibers E=f(T,t) CTE=f(T) Poisson=f(T) DMA, bending test TMA, image correlation Molding compound Chip encapsulation, protector Ceramics-filled epoxy polymer E=f(T,t), K=(T,t) CTE=f(T) Poisson=f(T) microstructure DMA, tensile tests, compression test TMA, image correlation ultra sonic transmission microscopy E=f(T) Nanoindentation Solder balls Electrical and mechanical connection Sn-rich alloy (SnAg3.5, SnAgCuA y B z ) visco-plasticity CTE=f(T) Poisson=f(T) micro shear tester, tensile tester, image correlation ultra sonic transmission microscopy microstructure FIB-SEM, EBSD Cu pillars Electrical and mechanical connection Electroplated Cu E=f(T), Plasticity CTE=f(T) Poisson=f(T) microstructure nanoindentation, tensile tests Image correlation ultra sonic transmission microscopy FIB/SEM, EBSD Underfiller Mechanical stabilization of joints Epoxy resin (filled & unfilled) E=f(T,t), K=(T,t) CTE=f(T) DMA, tensile tests, compression test TMA, image correlation
12 Materials for wafer-level process Materials Functionality Chemical Compositions Materials properties Measurement techniques Tungsten, Copper ILD: SiO 2, low-k, ULK Electrical wiring Insulation W, Cu, Cu alloy SiO 2 -based, FSG, low-k, ULK (SiCOH) E, v CTE strain grain size, texture E, v CTE adhesion Silicide Contact NiSi x, NiSi x A y E, v Stress liner Stress in channel SiN x CTE E, v CTE strain Nanoindentation, AFAM X-ray reflectometry X-Ray diffraction Blanket films: XRD, Patterned structures: OIM (SEM, TEM) Nanoindentation, scratch test AFAM/FM-AFM, UFM X-ray reflectometry 4-point bending, DCB Ellipsometry, TEM-EELS Nanoindentation, AFAM/FM-AFM X-ray reflectometry Ultra sonic transmission microscopy Nanoindentation X-ray reflectometry Blanket films: Wafer curvature Passivation Adhesion, etch stop, barrier SiN x C y, SiN x E, v CTE Nanoindentation X-ray reflectometry Si channel FET channel Si (in future Ge, III-V?) strain TEM (NBED, DFEH), NanoRaman
13 Outline Stress management in complex systems: The need of multi-scale materials characterization Materials parameters database Device strain measurements for model validation / calibration Interaction modeling / simulation multi-scale materials data
14 Validation/Calibration Electrical measurements: I on, V t, etc. o Fast & accurate measurements o Specially designed test-chip is needed expensive & time consuming o Stress variation is not responsible for total variation in electrical characteristics. Other sources of variability should be accounted: - sub-wavelength lithography - random dopant fluctuation - temperature fluctuation, etc. Strain measurements inside transistor channel o Direct but time consuming measurements o No need in test chip 14
15 MOSFET cross-sections NMOS PMOS NiSi Stress Memory SiGe electrons tensile holes compressive 15 Fraunhofer IZFP-D
16 Strain analysis in Silicon Wafer curvature: Stress = Force / Area (Stoney equation) X-ray diffraction: Strain via lattice parameter changes (Bragg equation) TEM analysis: Photoluminescence: Strain via lattice parameter changes (HRTEM, CBED, NBED, HoloDark) Strain via band gap changes Raman spectroscopy: Strain via lattice vibrations
17 High-Resolution TEM (HR-TEM) SSOI Difficulties: Thin-film relaxation Insufficient precession due to missing unstrained reference
18 Dark-Field Electron Holography (DFEH)
19 Dark-Field Electron Holography (DFEH) Bright-field TEM image ε xx component of strain tensor Dark-field hologram Experiment Modeling Phase image Hÿtch et al., Nature 453 (2008) 1068.
20 Electron Diffraction Techniques Parallel Beam Convergent Beam SAD CBED Nano Beam Electron Diffraction C2 Aperture Sample Objective Plane High convergence Small convergence mrad Beam size: 6-10nm Back Focal Plane [110] high convergence α almost parallel
21 Convergent Beam Electron Diffraction (CBED) z = nm z = -300 nm z = -250 nm z = -150 nm z = -70 nm z = -55 nm z = -40 nm z = -25 nm Line scan along z direction Zhang et al., Appl. Phys. Lett. 89 (2006)
22 Nano Beam Electron Diffraction (NBED) [440] [004] [440] Intensity fit x[880] d[880] = 1 / x[880] P5A2_008_[110] [004] x[008] d[008] = 1 / x[008] 22 [001] [110] Lorentz fit of data strain: d ε[ hkl] = strained[ hkl] d d unstrained[ hkl] unstrained[ hkl]
23 Nano Beam Electron Diffraction (NBED) [001] [110] SSOI SiO 2 Strain [%] + 1,0 + 0,8 + 0,6 + 0,4 + 0,2 0,0-0,2-0,4-0,6-0,8-1,0 <ε> = 0.65 ± 0.09 % for <110> <ε> = ± 0.08 % for <001> 0 6,2 12,4 18,6 24,8 31,0 37,2 43,4 49,6 55,8 62,0 distance [nm] <110> <001> Good reproducibility: strain values within ~ ±0.15 % NBED results agree well with Raman results [001] [110] 50 nm Strain % + 1,2 + 1,0 + 0,8 + 0,6 + 0,4 + 0,2 0,0-0,2-0,4-0,6-0,8-1,0-1,2 <110> distance Position nm Number Transistor channel region shows clearly compressive strain
24 Characterization of various strain analysis techniques TEM Method TEM Mode Accuracy Spatial Resolution Field of View Diffraction / CBED 2* nm n.a. Probe NBED Diffraction / Probe 1* nm n.a. HRTEM Image 1* nm 150 x 150 nm² DFEH (HoloDark) Image 2* nm 1500 x 400 nm² Hÿtch et al., IEDM (2009).
25 Comparison of various strain analysis techniques TEM Method Advantages Disadvantages CBED NBED High accuracy Suitable for Si bulk & SOI substrates Applicable for thick lamellae (no stress relaxation) Strong influence of sample bending Strain mapping time consuming Modeling to assess strain relaxation Spatial resolution (improvement with probe Cs-corrector possible) HRTEM DFEH (HoloDark) High spatial resolution Continuous strain mapping High accuracy Large field of view Continuous strain mapping Stress relaxation due to thin specimens Limited application for SOI substrates Limited field of view Modeling to assess strain relaxation Limited application for SOI substrates Highly advanced TEM setup (Holography + image Cs-corrector)
26 Model calibration / validation Status for high-resolution techniques to determine strain in devices o Only TEM techniques are able to characterize strain in silicon channels of devices (~ 10 nm dimension) o Nano Beam Electron Diffraction (NBED) o HoloDark (DFEH) technique (not for SOI!) o NanoRaman spectroscopy is currently limited to nm spatial resolution 26
27 Outline Stress management in complex systems: The need of multi-scale materials characterization Materials parameters database Device strain measurements for model validation / calibration Interaction modeling / simulation multi-scale materials data
28 Multi-scale modeling, characterization, materials data Multi-scale modeling needs multi-scale materials data (sub-µm materials-data are dimension-dependent!) Multi-scale materials data need analytical techniques with different levels of resolution (macro micro nano) 28
Measuring and modelling the mechanical stress transmitted by Silicon Nitride lines on Silicon substrates
Measuring and modelling the mechanical stress transmitted by Silicon Nitride lines on Silicon substrates P. Benzo, S. Reboh, M. J. Hÿtch, S. Schamm-Chardon, R. Cours and A. Claverie Groupe nmat, CEMES-CNRS
More informationSupplementary Materials for
www.sciencemag.org/cgi/content/full/336/6084/1007/dc1 Supplementary Materials for Unidirectional Growth of Microbumps on (111)-Oriented and Nanotwinned Copper Hsiang-Yao Hsiao, Chien-Min Liu, Han-wen Lin,
More informationDiffraction Going further
Diffraction Going further Duncan Alexander! EPFL-CIME 1 Contents Higher order Laue zones (HOLZ)! Kikuchi diffraction! Convergent beam electron diffraction (CBED)! HOLZ lines in CBED! Thickness measurements!
More informationThrough Silicon Vias Annealing: A thermo-mechanical assessment
Dresden University of Technology / Through Silicon Vias Annealing: P. Saettler (1), K. J. Wolter (1), M. Hecker (2), M. Boettcher (3) and C. Rudolph (3) (1) Technische Universität Dresden, (2) Globalfoundries
More informationTSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development
TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding
More informationPackaging Effect on Reliability for Cu/Low k Damascene Structures*
Packaging Effect on Reliability for Cu/Low k Damascene Structures* Guotao Wang and Paul S. Ho Laboratory of Interconnect & Packaging, TX 78712 * Work supported by SRC through the CAIST Program TRC 2003
More informationTEM imaging and diffraction examples
TEM imaging and diffraction examples Duncan Alexander EPFL-CIME 1 Diffraction examples Kikuchi diffraction Epitaxial relationships Polycrystalline samples Amorphous materials Contents Convergent beam electron
More informationFinal Year Project Proposal 1
Final Year Project Proposal 1 Mechanical testing for high temperature polymers Mr Eric Phua Jian Rong (JRPhua@ntu.edu.sg) In offshore subsea drilling, different types of microelectronics devices and sensors
More informationANALYTICAL SERVICES X-RAY SCATTERING ATOM PROBE TOMOGRAPHY RAMAN SPECTROSCOPY TIME-OF- FLIGHT SECONDARY ION MASS SPECTROMETRY FOCUSED ION BEAM (FIB)
FRAUNHOFER INSTITUTE FOR PHOTONIC MICROSYSTEMS C ENTER N ANOELECTRONIC TECHNOLOGIES (CNT) Fraunhofer IPMS Center Nanoelectronic Technologies (CNT) Königsbrücker Str. 180 01099 Dresden I Germany www.cnt.fraunhofer.de
More informationEBSD Basics EBSD. Marco Cantoni 021/ Centre Interdisciplinaire de Microscopie Electronique CIME. Phosphor Screen. Pole piece.
EBSD Marco Cantoni 021/693.48.16 Centre Interdisciplinaire de Microscopie Electronique CIME EBSD Basics Quantitative, general microstructural characterization in the SEM Orientation measurements, phase
More informationSilver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon
Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion
More informationStrained Silicon-On-Insulator Fabrication and Characterization
10.1149/1.2728880, The Electrochemical Society Strained Silicon-On-Insulator Fabrication and Characterization M. Reiche a, C. Himcinschi a, U. Gösele a, S. Christiansen a, S. Mantl b, D. Buca b, Q.T. Zhao
More informationNanyang Technological University School of Materials Science & Engineering
Final Year Project Proposal 1 3D Assembly of Nano/Micro Zirconia Particles for Enhanced Energy Damping Capacity Dr Du Zehui (duzehui@ntu.edu.sg) To develop the best possible method to assemble micro/nano-scale
More informationMeasurement of Residual Stress by X-ray Diffraction
Measurement of Residual Stress by X-ray Diffraction C-563 Overview Definitions Origin Methods of determination of residual stresses Method of X-ray diffraction (details) References End Stress and Strain
More informationTEM imaging and diffraction examples
TEM imaging and diffraction examples Duncan Alexander EPFL-CIME 1 Diffraction examples Kikuchi diffraction Epitaxial relationships Polycrystalline samples Amorphous materials Contents Convergent beam electron
More informationBonding Technologies for 3D-Packaging
Dresden University of Technology / Karsten Meier, Klaus-Juergen Wolter NanoZEIT seminar @ SEMICON Europa 2011 Dresden System integration by SoC or SiP solutions offer advantages regarding design efforts,
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationSpecimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process
Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process by Kozue Yabusaki * and Hirokazu Sasaki * In recent years the FIB technique has been widely used for specimen
More informationComplementary Metal Oxide Semiconductor (CMOS)
Technische Universität Graz Institute of Solid State Physics Complementary Metal Oxide Semiconductor (CMOS) Franssila: Chapters 26,28 Technische Universität Graz Institute of Solid State Physics Complementary
More informationChallenges for Embedded Device Technologies for Package Level Integration
Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI
More informationNext Gen Packaging & Integration Panel
Next Gen Packaging & Integration Panel ECTC 2012 Daniel Tracy, Sr. Director Industry Research & Statistics SEMI May 29, 2012 Packaging Supply Chain Market Trends Material Needs and Opportunities Market
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationSEMATECH Symposium Korea 2012 Practical Analysis Techniques of Nanostructured Semiconductors by Electron Microscopy
SEMATECH Symposium Korea 2012 Practical Analysis Techniques of Nanostructured Semiconductors by Electron Microscopy Jun-Mo Yang, Ph.D. Measurement & Analysis Team National NanoFab Center, Korea Introduction
More informationGeneral Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems
General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The
More informationFocused Ion Beam CENTRE INTERDISCIPLINAIRE DE MICROSCOPIE ELECTRONIQUE. Marco Cantoni, EPFL-CIME CIME ASSEMBLEE GENERALE 2007
Focused Ion Beam @ CENTRE INTERDISCIPLINAIRE DE MICROSCOPIE ELECTRONIQUE Present situation and vision Marco Cantoni, EPFL-CIME Dual Beam Nova 600 Nanolab from FEI Company FE-SEM & FIB: Ga LMIS 4 Gas Injector
More informationNEMI Sn Whisker Modeling Group Part 2:Future Work
NEMI Sn Whisker Modeling Group Part 2:Future Work IPC/NEMI Meeting Maureen Williams, NIST Irina Boguslavsky, NEMI Consultant November 7, 2002 New Orleans, LA Capabilities of NEMI Modeling Group NEMI Fundamental
More information3DIC Integration with TSV Current Progress and Future Outlook
3DIC Integration with TSV Current Progress and Future Outlook Shan Gao, Dim-Lee Kwong Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research) Singapore 9 September, 2010 1 Overview
More informationSynchrotron Radiation X-Ray Microdiffraction of Pb-free solders
Synchrotron Radiation X-Ray Microdiffraction of Pb-free solders Advanced Light Source, Lawrence Berkeley National Laboratory Collaborators: W.J. Choi, T.Y. Lee, A. Wu, K.-N. Tu, UCLA W.A. Caldwell, R.
More informationMaterial based challenge and study of 2.1, 2.5 and 3D integration
1 Material based challenge and study of 2.1, 2.5 and 3D integration Toshihisa Nonaka Packaging Solution Center R&D Headquarters Hitachi Chemical Co., Ltd., Sep. 8, 2016 Hitachi Chemical Co., Ltd. 2010.
More informationRepetition: Adhesion Mechanisms
Repetition: Adhesion Mechanisms a) Mechanical interlocking b) Monolayer/monolayer c) Chemical bonding d) Diffusion e) Psedo diffusion due to augmented energy input (hyperthermal particles) Repetition:
More informationMolding materials performances experimental study for the 3D interposer scheme
Minapad 2014, May 21 22th, Grenoble; France Molding materials performances experimental study for the 3D interposer scheme Y. Sinquin, A. Garnier, M. Argoud, A. Jouve, L. Baud, J. Dechamp, N. Allouti,
More informationFraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER
Fraunhofer ENAS - Current results and future approaches in Wafer-level-packaging FRANK ROSCHER Fraunhofer ENAS Chemnitz System Packaging Page 1 System Packaging Outline: Wafer level packaging for MEMS
More informationReliability of RoHS-Compliant 2D and 3D 1С Interconnects
Reliability of RoHS-Compliant 2D and 3D 1С Interconnects John H. Lau, Ph.D. New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney Toronto Foreword
More information5. Packaging Technologies Trends
5. Packaging Technologies Trends Electronic products and microsystems continue to find new applications in personal, healthcare, home, automotive, environmental and security systems. Advancements in packaging
More informationLow Temperature Dielectric Deposition for Via-Reveal Passivation.
EMPC 2013, September 9-12, Grenoble; France Low Temperature Dielectric Deposition for Via-Reveal Passivation. Kath Crook, Mark Carruthers, Daniel Archard, Steve Burgess, Keith Buchanan SPTS Technologies,
More informationCrystallographic Textures Measurement
Crystallographic Textures Measurement D. V. Subramanya Sarma Department of Metallurgical and Materials Engineering Indian Institute of Technology Madras E-mail: vsarma@iitm.ac.in Macrotexture through pole
More informationEXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES
EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES G. Fortunato, A. Pecora, L. Maiolo, M. Cuscunà, D. Simeone, A. Minotti, and L. Mariucci CNR-IMM,
More informationCMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node
CMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node UMC/ ATD_AM / CMP Department T. C. Tsai, W. C. Tsao, Welch Lin, C. L. Hsu, C. L. Lin, C. M. Hsu, J. F. Lin, C. C.
More informationEMSE Weak-Beam Dark-Field Technique
Weak-Beam Dark-Field Technique 1 Weak-Beam Dark-Field Imaging Basic Idea recall bright-field contrast of dislocations: specimen close to Bragg condition, s î 0 near the dislocation core, some planes curved
More informationSupporting Information. Solution-Processed 2D PbS Nanoplates with Residual Cu 2 S. Exhibiting Low Resistivity and High Infrared Responsivity
Supporting Information Solution-Processed 2D PbS Nanoplates with Residual Cu 2 S Exhibiting Low Resistivity and High Infrared Responsivity Wen-Ya Wu, Sabyasachi Chakrabortty, Asim Guchhait, Gloria Yan
More informationStrain Engineering for Performance Enhancement in Advanced Nano Scaled SOI-MOSFETs
Strain Engineering for Performance Enhancement in Advanced Nano Scaled SOI-MOSFETs S. Flachowsky a), R. Illgen a), T. Herrmann a), A. Wei b), J. Höntschel b), M. Horstmann b), W. Klix a), and R. Stenzel
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More informationSmart Packaging Solutions for Secure Applications
Tamper Respondent Envelope Solutions Realized by Additive Manufacturing F. Roscher, N. Saeidi, F. Selbmann T. Enderlein, E. Kaulfersch, J. Albrecht, E. Noack, C. Hannauer, A. Lecavelier, M. Wiemer and
More informationMicroelectronics Devices
Microelectronics Devices Yao-Joe Yang 1 Outline Basic semiconductor physics Semiconductor devices Resistors Capacitors P-N diodes BJT/MOSFET 2 Type of Solid Materials Solid materials may be classified
More informationThin Film Scattering: Epitaxial Layers
Thin Film Scattering: Epitaxial Layers 6th Annual SSRL Workshop on Synchrotron X-ray Scattering Techniques in Materials and Environmental Sciences: Theory and Application May 29-31, 2012 Thin films. Epitaxial
More informationp. 57 p. 89 p. 97 p. 119
Preface Program Committee Members Transistor Physics History John Bardeen and Transistor Physics p. 3 Challenges p. xiii p. xv Technology in the Internet Era p. 33 Metrology Needs and Challenges for the
More informationSupplimentary Information. Large-Scale Synthesis and Functionalization of Hexagonal Boron Nitride. Nanosheets
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2014 Supplimentary Information Large-Scale Synthesis and Functionalization of Hexagonal Boron Nitride
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationBruker AXS D8 FABLINE. X-Ray Metrology Solutions. think forward
Bruker AXS D8 FABLINE X-Ray Metrology Solutions think forward XRD & µxrf D8 FABLINE Metrology for Semiconductor Manufacturing The functional units of semiconductor and compound semiconductor devices shrink
More informationPerformance Predictions for Scaled Process-induced Strained-Si CMOS
Performance Predictions for Scaled Process-induced Strained-Si CMOS G Ranganayakulu and C K Maiti Department of Electronics and ECE, IIT Kharagpur, Kharagpur 721302, India Abstract: Device and circuit
More informationNANO SCRATCH TESTING OF THIN FILM ON GLASS SUBSTRATE
NANO SCRATCH TESTING OF THIN FILM ON GLASS SUBSTRATE Prepared by Jesse Angle 6 Morgan, Ste156, Irvine CA 92618 P: 949.461.9292 F: 949.461.9232 nanovea.com Today's standard for tomorrow's materials. 2010
More informationCarnegie Mellon MRSEC
Carnegie Mellon MRSEC Texture, Microstructure & Anisotropy, Fall 2009 A.D. Rollett, P. Kalu 1 ELECTRONS SEM-based TEM-based Koseel ECP EBSD SADP Kikuchi Different types of microtexture techniques for obtaining
More informationCopper Interconnect Technology
Tapan Gupta Copper Interconnect Technology i Springer Contents 1 Introduction 1 1.1 Trends and Challenges 2 1.2 Physical Limits and Search for New Materials 5 1.3 Challenges 6 1.4 Choice of Materials 7
More informationA New High-k Transistor Technology Implemented in Accordance with the 55nm Design Rule Process
A New High-k Transistor Technology Implemented in Accordance with the 55nm Design Rule Process FUKASE Tadashi, NAKAHARA Yasushi, TAKAHASHI Toshifumi, IMAI Kiyotaka Abstract NEC Electronics has developed
More informationThin Wafers Bonding & Processing
Thin Wafers Bonding & Processing A market perspective 2012 Why New Handling Technologies Consumer electronics is today a big driver for smaller, higher performing & lower cost device configurations. These
More informationChapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding
Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor
More informationCHEMICAL DEPTH PROFILING OF TOOL MATERIALS USING GLOW DISCHARGE OPTICAL EMISSION SPECTROSCOPY (GD-OES)
CHEMICAL DEPTH PROFILING OF TOOL MATERIALS USING GLOW DISCHARGE OPTICAL EMISSION SPECTROSCOPY (GD-OES) T. Björk Swedish Institute for Metals Researc Drottning Kristinas väg 48 114 28 Stockholm Sweden Abstract
More informationSpecimen configuration
APPLICATIONNOTE Model 1040 NanoMill TEM specimen preparation system Specimen configuration Preparing focused ion beam (FIB) milled specimens for submission to Fischione Instruments. The Model 1040 NanoMill
More informationAdvanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation
Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine
More informationComplexity of IC Metallization. Early 21 st Century IC Technology
EECS 42 Introduction to Digital Electronics Lecture # 25 Microfabrication Handout of This Lecture. Today: how are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationNovel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima
Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.
More informationElectron Microscopy. Dynamical scattering
Electron Microscopy 4. TEM Basics: interactions, basic modes, sample preparation, Diffraction: elastic scattering theory, reciprocal space, diffraction pattern, Laue zones Diffraction phenomena Image formation:
More informationMicrofabrication of Integrated Circuits
Microfabrication of Integrated Circuits OUTLINE History Basic Processes Implant; Oxidation; Photolithography; Masks Layout and Process Flow Device Cross Section Evolution Lecture 38, 12/05/05 Reading This
More informationSM10: Characterising Micro- and Nano- Scale Interfaces in Advanced Composites. Polymers: Multiscale Properties. 8 November 2007
SM10: Characterising Micro- and Nano- Scale Interfaces in Advanced Composites Polymers: Multiscale Properties 8 November 2007 Deliverables D1: Critique of test methods and predictive analysis for characterising
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationIntroduction to Lithography
Introduction to Lithography G. D. Hutcheson, et al., Scientific American, 290, 76 (2004). Moore s Law Intel Co-Founder Gordon E. Moore Cramming More Components Onto Integrated Circuits Author: Gordon E.
More informationFundamentals of X-ray diffraction and scattering
Fundamentals of X-ray diffraction and scattering Don Savage dsavage@wisc.edu 1231 Engineering Research Building (608) 263-0831 X-ray diffraction and X-ray scattering Involves the elastic scattering of
More informationProblem 1 Lab Questions ( 20 points total)
Problem 1 Lab Questions ( 20 points total) (a) (3 points ) In our EE143 lab, we use Phosphorus for the source and drain diffusion. However, most advanced processes use Arsenic. What is the advantage of
More informationKinematical theory of contrast
Kinematical theory of contrast Image interpretation in the EM the known distribution of the direct and/or diffracted beam on the lower surface of the crystal The image on the screen of an EM = the enlarged
More informationThermo-Mechanical Reliability of Through-Silicon Vias (TSVs)
1 Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) Xi Liu Ph.D. Student and Suresh K. Sitaraman, Ph.D. Professor The George W. Woodruff School of Mechanical Engineering Georgia Institute of
More informationImpacts of Back Grind Damage on Si Wafer Thinning for 3D Integration
Impacts of Back Grind Damage on Si Wafer Thinning for 3D Integration Tomoji Nakamura, Yoriko Mizushima, Young-suk Kim, Akira Uedono, and Takayuki Ohba Fujitsu Laboratories Ltd., University of Tsukuba Tokyo
More informationPackaging Technologies for SiC Power Modules
Packaging Technologies for SiC Power Modules Masafumi Horio Yuji Iizuka Yoshinari Ikeda ABSTRACT Wide bandgap materials such as silicon carbide (SiC) and gallium nitride (GaN) are attracting attention
More informationEBSD Electron BackScatter Diffraction Principle and Applications
EBSD Electron BackScatter Diffraction Principle and Applications Dr. Emmanuelle Boehm-Courjault EPFL STI IMX Laboratoire de Simulation des Matériaux LSMX emmanuelle.boehm@epfl.ch 1 Outline! Introduction!
More informationOverview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA
Overview of CMP for TSV Applications Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA Outline TSV s and the Role of CMP TSV Pattern and Fill TSV Reveal (non-selective)
More informationPolycrystalline Silicon Produced by Joule-Heating Induced Crystallization
Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization So-Ra Park 1,2, Jae-Sang Ro 1 1 Department of Materials Science and Engineering, Hongik University, Seoul, 121-791, Korea 2 EnSilTech
More informationVarious Techniques for Reliability Estimation and Failure Analysis of Electronic Products and Components
JFE No. 13 2006 8 p. 97 102 Various Techniques for Reliability Estimation and Failure Analysis of Electronic Products and Components BAN Mitsuyuki SHIMAUCHI Yutaka JFE JFE JFE X IC Pb Abstract: JFE Techno-Research
More information3D Nano-analysis Technology for Preparing and Observing Highly Integrated and Scaled-down Devices in QTAT
Hitachi Review Vol. 54 (2005), No. 1 27 3D Nano-analysis Technology for Preparing and Observing Highly Integrated and Scaled-down Devices in QTAT Toshie Yaguchi Takeo Kamino Tsuyoshi Ohnishi Takahito Hashimoto
More informationECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image
ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization Prof. Rensselaer Polytechnic Institute Troy, NY 12180 Office: CII-6229 Tel.: (518) 276-2909 e-mails: luj@rpi.edu http://www.ecse.rpi.edu/courses/s18/ecse
More informationInterconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials
Interconnects Outline Interconnect scaling issues Aluminum technology Copper technology 1 Properties of Interconnect Materials Metals Silicides Barriers Material Thin film Melting resistivity point ( C)
More informationNon-destructive metrology for IC fabrication
Non-destructive metrology for IC fabrication Planarisation Technology Workshop UCD, 17 Aug 2007. Patrick J. McNally Nanomaterials & Processing Laboratory School of EE, DCU 1 Co-Workers Lu Xu, Dr. Donnacha
More informationAvatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications
Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Ed Elce, Chris Apanius, Jeff Krotine, Jim Sperk, Andrew Bell, Rob Shick* Sue Bidstrup-Allen, Paul Kohl Takashi Hirano,
More informationSupplementary Figure 1. (a-d). SEM images of h-bn film on iron foil with corresponding Raman spectra. Iron foil was reused for re-growth of h-bn
Supplementary Figure 1. (a-d). SEM images of h-bn film on iron foil with corresponding Raman spectra. Iron foil was reused for re-growth of h-bn after bubbling transfer. Scale bars (ad) 20 μm. Supplementary
More information1 Thin-film applications to microelectronic technology
1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Processing Technology Topics CMOS Processing Technology Semiconductor Processing How do we make a transistor? Fabrication Process Wafer Processing Silicon single crystal
More informationLIST OF FIGURES. 2.1 Schematic of the types of row structure with the respective extrusion condition and the main features of the PE WAXS patterns.
ix LIST OF FIGURES FIGURE 2.1 Schematic of the types of row structure with the respective extrusion condition and the main features of the PE WAXS patterns. 33 2.2 Tensile curves of hard elastic Celcon
More informationSLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL
2017 IEEE 67th Electronic Components and Technology Conference SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL YoungRae Kim 1, JaeHun Bae 1, MinHwa Chang 1, AhRa Jo 1,
More informationCHARACTERIZATION OF SILICON CARBIDE AND PYROCARBON COATINGS FOR FUEL PARTICLES FOR HIGH TEMPERATURE REACTORS (HTR)
CHARACTERIZATION OF SILICON CARBIDE AND PYROCARBON COATINGS FOR FUEL PARTICLES FOR HIGH TEMPERATURE REACTORS (HTR) D. Hélary 1,2, X. Bourrat 1, O. Dugne 2, G. Maveyraud 1,2, F. Charollais 3, M. Pérez 4,
More informationLecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
More informationCu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip
EPRC 12 Project Proposal Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip 15 th Aug 2012 Page 1 Introduction: Motivation / Challenge Silicon device with ultra low k
More informationObservation of Al-lines in LSI devices by ultra-high voltage electron microscope
Microsc. Microanal. Microstruct. 4 (1993) 239 APRIUJUNE 1993, PAGE 239 Classification Physics Abstracts 07.80-73.90 Observation of Al-lines in LSI devices by ultra-high voltage electron microscope Akio
More informationSTUDY & ANALYSIS OF ALUMINIUM FOIL AND ANATASE TITANIUM OXIDE (TiO2) USING TRANSMISSION ELECTRON MICROSCOPY
STUDY & ANALYSIS OF ALUMINIUM FOIL AND ANATASE TITANIUM OXIDE (TiO2) USING TRANSMISSION ELECTRON MICROSCOPY Ayush Garg Department of Chemical and Materials Engineering, University of Auckland, Auckland,
More informationFraunhofer IZM Berlin
Fraunhofer IZM Berlin Advanced Packaging for High Power LEDs Dr. Rafael Jordan SIIT Agenda Gluing Soldering Sintering Transient Liquid Phase Bonding/Soldering Thermo Compression Junction Temperature Measurements
More informationEffect of Pt on agglomeration and Ge outdiffusion in Ni(Pt) germanosilicide
Effect of Pt on agglomeration and Ge outdiffusion in Ni(Pt) germanosilicide L. J. Jin, 1 K. L. Pey, 1, 2 W. K. Choi, 1, 3 E. A. Fitzgerald, 1, 4 D. A. Antoniadis, 1, 4 and D. Z. Chi 5 1 Singapore-MIT Alliance,
More informationChallenges of Fan-Out WLP and Solution Alternatives John Almiranez
Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Advanced Packaging Business Development Asia Introduction to Fan-Out WLP Introduction World of mobile gadgetry continues to rapidly evolve
More informationMicro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode
Micro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode WATANABE Hirohiko *, ISHIKAWA Sumihisa **, ITO Mototaka **, SAKO Hideki **, KIMURA Kosuke **, NAKAGAWA Yoshitsugu
More informationFabrication and application of high quality diamond coated. CMP pad conditioners
Fabrication and application of high quality diamond coated CMP pad conditioners Hua Wang 1,a, Fanghong Sun 1,b* 1 School of Mechanical Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China
More information6.774 Fall 2006: Global and Local Stress to Enhance CMOS Performance
6.774 Fall 2006: Global and Local Stress to Enhance CMOS Performance techniques have been developed to strain the Si in the MOSFET channel, in order to enhance carrier mobility and current drive some of
More informationCost Effective 3D Glass Microfabrication for Advanced Packaging Applications
Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications Authors: Jeb. H Flemming, Kevin Dunn, James Gouker, Carrie Schmidt, Roger Cook ABSTRACT Historically, while glasses have many
More information