Heavily Aluminum-Doped Epitaxial Layers for Ohmic Contact Formation to p-type 4H-SiC Produced by Low-Temperature Homoepitaxial Growth

Size: px
Start display at page:

Download "Heavily Aluminum-Doped Epitaxial Layers for Ohmic Contact Formation to p-type 4H-SiC Produced by Low-Temperature Homoepitaxial Growth"

Transcription

1 Journal of ELECTRONIC MATERIALS, Vol. 39, No. 1, 2010 DOI: /s Ó 2009 TMS Heavily Aluminum-Doped Epitaxial Layers for Ohmic Contact Formation to p-type 4H-SiC Produced by Low-Temperature Homoepitaxial Growth B. KRISHNAN, 1 S.P. KOTAMRAJU, 1 G. MELNYCHUK, 1,2 H. DAS, 1 J. N. MERRETT, 3 and Y. KOSHKA 1,4 1. Electrical and Computer Engineering, Mississippi State University, Box 9571, Mississippi State, MS 39762, USA. 2. BarSiC Semiconductors, LLC, Starkville, MS 39759, USA. 3. Air Force Research Laboratory, Wright-Patterson Air Force Base, Dayton, OH 45433, USA ykoshka@ece.msstate.edu In this work, heavily aluminum (Al)-doped layers for ohmic contact formation to p-type SiC were produced by utilizing the high efficiency of Al incorporation during the epitaxial growth at low temperature, previously demonstrated by the authors group. The low-temperature halo-carbon epitaxial growth technique with in situ trimethylaluminum (TMA) doping was used. Nearly featureless epilayer morphology with an Al atomic concentration exceeding cm 3 was obtained after growth at 1300 C with a growth rate of 1.5 lm/h. Nickel transfer length method (TLM) contacts with a thin adhesion layer of titanium (Ti) were formed. Even prior to contact annealing, the asdeposited metal contacts were almost completely ohmic, with a specific contact resistance of X cm 2. The specific contact resistance was reduced to X cm 2 by employing a conventional rapid thermal anneal (RTA) at 750 C. Resistivity of the epitaxial layers better than 0.01 X cm was measured for an Al atomic concentration of cm 3. Key words: Low-temperature epitaxial growth, halo-carbon, ohmic contact, aluminum doping INTRODUCTION Silicon carbide (SiC) devices are being developed and commercialized for high-power and high-temperature applications. Epitaxial growth conducted at conventional, high temperatures above 1500 C remains the main technique to provide low- as well as heavily doped SiC layers for device applications. Selective etching and ion implantation are the main techniques used for device topology formation, selective doping, etc. Recently, epitaxial growth of high-quality SiC at low temperatures (i.e., growth temperatures below 1300 C) using the low-temperature halo-carbon homoepitaxial method was demonstrated, 1 which (Received March 26, 2009; accepted September 9, 2009; published online October 1, 2009) offered a simplified approach to selective doping and self-aligned fabrication. 2 Al doping by epitaxial growth and ion implantation has been extensively investigated in the past. 3 7 Possibilities to achieve very high values of conductivity even when employing such a relatively deep dopant as Al in SiC have been explored. Flashlamp annealing was demonstrated as a promising way of achieving a high degree of activation in highly aluminum-implanted 6H-SiC wafers. 3 For high concentrations of Al implants (> cm 3 ), so-called metallic conduction was observed and values of the free hole concentrations exceeded cm 3 for Al implant concentrations of cm 3. 3 In addition to other benefits of conducting epitaxial growth at lower temperature, it has been demonstrated that a reduction of the epitaxial 34

2 Heavily Aluminum-Doped Epitaxial Layers for Ohmic Contact Formation to p-type 4H-SiC Produced by Low-Temperature Homoepitaxial Growth 35 growth temperature may be beneficial for facilitating incorporation of certain dopants during epitaxial growth on Si-face. 4 However, the previously available epitaxial growth processes did not allow reduction of the growth temperature below 1450 C to 1500 C without deterioration of the epilayer morphology. In the previously reported work by the authors group, a possibility of achieving high values of doping by the low-temperature growth method was demonstrated. 8 In the present work, low-temperature halo-carbon epitaxial growth at 1300 C was utilized to produce heavily Al-doped SiC layers for ohmic contact formation to p-type SiC. Structural and electrical properties of the low-temperature p-type epitaxial layers and ohmic contacts are investigated. Different metals have been investigated in previous reports as candidates for ohmic contacts to heavily Al-doped p-type SiC. Interest in nickel (Ni) is dictated primarily by the possibility of forming ohmic contacts simultaneously to n- and p-type regions of SiC devices. Specific contact resistance as low as X cm 2 was reported for Ni contacts to epitaxial p-type SiC. 9 For the same reasons, Ni was also selected as a metal for p-type ohmic contacts developed in this work. EXPERIMENTAL PROCEDURES Commercial n + 4H-SiC wafers vicinally cut at 8 towards the [1120] direction were used as substrates for epitaxial growth of 4H-SiC. The growth was conducted in a low-pressure hot-wall chemical vapor deposition (CVD) reactor at 1300 C and 140 Torr with hydrogen as the carrier gas, chloromethane (CH 3 Cl) as the carbon precursor, and silane (SiH 4 ) as the silicon precursor. TMA doping in situ during the blanket low-temperature epitaxial growth was utilized to produce heavily Al-doped SiC layers on n + substrates. The TMA bubbler (electronic grade) was maintained at a temperature of 18 C and at an output pressure of 760 Torr. With the standard ultra-high purity CH 3 Cl and SiH 4 precursors used, the residual Al concentration without using TMA was determined by the conditions of the susceptor and the thermal insulation foam and was below cm 3. The Si/C ratio in all the growth experiments was maintained at 6.0, which is a typically high value, used in the low-temperature halo-carbon process. 1 The thickness of the grown epilayers was varied between 0.2 lm and 0.9 lm by altering the growth duration. The Al-doped films were grown directly on the substrate surface without employing any buffer layer. Surface morphology of the grown layers was monitored by Nomarski optical microscopy. Etching of Al-doped epitaxial layers by molten potassium hydroxide (KOH) was used to delineate defects in the material and evaluate the generation of Fig. 1. SIMS profile of aluminum concentration in the epitaxial layer as a function of TMA flow. additional dislocations caused by the high level of doping. The etch pits were evaluated by Nomarski optical microscopy and verified by scanning electron microscope (SEM) on selected samples. Qualitative changes in resistivity versus the TMA flow were monitored using I V characteristics measured with two tungsten probe needles in contact with a bare SiC surface. Secondary-ion mass spectroscopy (SIMS) was conducted by Evans Analytical Group to measure the Al atomic concentration. Ni TLM contacts (750 Å thick with a thin 20-Å adhesion layer of Ti) were formed by e-beam deposition and metal lift-off. The contacts were formed on the as-grown surface of a few selected samples having thicknesses of the epitaxial layers from 0.2 lm to 0.9 lm. The contacts were subsequently annealed in a flash-lamp annealing system at 750 C in flowing nitrogen ambient. A Rigaku Ultima III x-ray diffraction (XRD) system was used to identify the phase formation in the annealed contacts. RESULTS AND DISCUSSION Low-temperature epitaxial growth with different TMA flow rates was used to produce Al-doped SiC layers with increasingly high Al doping. Al atomic concentrations exceeding cm 3, as determined by SIMS measurements (Fig. 1), were achieved without apparent morphology degradation. An epitaxial growth rate of 1.5 lm/h with goodquality, nearly featureless epilayer morphology was achieved at growth temperatures of about 1300 C. Qualitative estimation of the resistivity of the grown epitaxial layers was obtained from the current voltage characteristics measured with two tungsten probe needles in contact with the bare SiC surface of the epitaxial layers. Figure 2 shows current voltage characteristics measured on epitaxial layers grown with different TMA flow rates. A clear transition from Schottky behavior at lower TMA flows to nearly ohmic behavior for higher TMA flows was observed.

3 36 Krishnan, Kotamraju, Melnychuk, Das, Merrett, and Koshka cm 2 for an epilayer doping of cm 3 (Fig. 4). Preliminary analysis indicated that the dislocation concentration exhibited an exponential dependence on the TMA flow. It appears that the trend can be reasonably described by a conventional model based on stress generation with doping. However this study is beyond the scope of the present paper and will be reported elsewhere. Fig. 2. Current voltage characteristics of low-temperature p + epitaxial layers grown with different TLM flow rates. The corresponding Al concentration is indicated. The I V characteristics were measured using two tungsten probe needles in contact with bare SiC surface. The epilayer morphology as observed under the optical microscope for all TMA flows up to 0.29 sccm remained virtually as good as that in the TMA-free growth. However, still higher TMA flows resulted in noticeable roughening of the epilayer surface. Figure 3 shows optical microscope images obtained from an epilayer with doping of about cm 3 without surface morphology degradation and from a higher-doped epilayer of cm 3, where surface roughening took place. Dislocations in the epitaxial layers were investigated using the molten KOH defect delineation technique. KOH etching revealed progressively higher dislocation densities with increasing TMA flow (i.e., doping of the epitaxial layers). The etch pit densities, revealed in the epilayers after 2 min of etching in a molten KOH solution maintained at 450 C, increased from about cm 2 for an epilayer doping of cm 3 to about Ohmic Contacts Ni contacts with a 20-Å-thick adhesion layer of Ti were formed on the surfaces of the Al-doped epilayer. Transfer length method (TLM) measurements were carried out in order to establish the specific contact resistance of the ohmic contact and the sheet resistivity of the epitaxial layers. On a sample with an Al atomic concentration of cm 3, as measured by SIMS, the as-deposited metal contacts (without contact annealing) were found to be nearly ohmic (dotted line in Fig. 5). The value of the contact resistivity in the nonannealed contacts was about X cm 2. Standard RTA process was applied to obtain lower values of specific contact resistance. I V characteristics after contact annealing at 750 Cis compared in Fig. 5 with I V measured before contact annealing. I V characteristics from two different spacing of the Ni TLM contacts are shown. Results of the XRD measurements of the samples with metal contacts are shown in Fig. 6. While only a Ni-related XRD signal was present in the as-deposited contact, the Ni 2 Si phase appeared and dominated after the contacts were annealed. 10 The best value of the specific contact resistivity for this group of samples was found to be in the range of X cm 2. The results from the TLM measurements before and after annealing are summarized in Table I. The value of the sheet resistance measured in the heavily doped p-type epitaxial layers before contact Fig. 3. Optical microscopic image of the epilayer surface for (a) no morphology degradation in highly doped epilayer ([Al] = cm 3 ) and (b) degraded surface of even higher-doped epilayer ([Al] = cm 3 ).

4 Heavily Aluminum-Doped Epitaxial Layers for Ohmic Contact Formation to p-type 4H-SiC Produced by Low-Temperature Homoepitaxial Growth 37 Fig. 4. Dislocations in p + epitaxial layers exposed by molten KOH etching, observed under a Nomarski optical microscope, for different TMA flow rates. Fig. 5. I V characteristics of Ni TLM contacts: as-deposited and after RTA at 750 C, for two different distances between the contacts (3.5 lm and 10 lm). Fig. 6. XRD spectra from the Ni/Ti/4H-SiC contact, as deposited and annealed at 750 C. annealing was used to estimate the resistivity of the epitaxial layers. For the given epilayer thickness, the resistivity was better than 0.01 X cm in the samples with a total Al concentration close to cm 3. When referring to the wide range of values of the free-hole mobility (from 65 cm 2 /V s to 115 cm 2 /V s) reported in the literature for epitaxial and ionimplanted p-type 4H-SiC, the net free-hole concentration in our heavily doped p + epitaxial layers (influenced by the carrier freeze-out) was estimated to be in the range from cm 3 to cm 3. It is expected that the mobility in these samples should be on the lower side due to strain and dislocation generation caused by the high level of Al doping. The increase of the sheet resistance after contact annealing (Table I) is yet to be explained. It could be caused by both degradation of materials properties and TLM measurement error caused, for example, by changes in the active epilayer thickness under the contacts caused by Ni silicide formation. CONCLUSIONS Aluminum doping by low-temperature epitaxial growth was shown to be a convenient technique for achieving p-type resistivity less than 0.01 X cm on Si face of 4H-SiC substrates. With Ni metal, which is considered inferior to some other metals for ohmic contacts to p-type SiC, a contact resistivity of cm 3 was achieved with conventional RTA at an annealing temperature of 750 C. These promising results make this approach attractive for ohmic contact formation simultaneously to n- and p-type regions of SiC devices. Furthermore, the possibility of achieving high values of Al doping at an epitaxial growth temperature as low as 1300 C makes this doping technique compatible with selective epitaxial growth, which is suitable for selective doping as an alternative to the presently dominant method of ion implantation. Results for Ni contact formation to heavily Al-doped mesas formed by low-temperature selective epitaxial growth (LTSEG) will be reported elsewhere.

5 38 Krishnan, Kotamraju, Melnychuk, Das, Merrett, and Koshka Table I. Summary of Ni TLM measurement results as-deposited and after contact annealing TMA Flow (sccm) Thickness (nm) TLM R SH (X/sq) TLM R C (X cm 2 ) As-deposited After contact anneal ACKNOWLEDGEMENTS The authors are grateful to SemiSouth Laboratories, Inc. for providing contact metal deposition and annealing services. This work was supported by National Science Foundation, Grant Nos. ECS and IIP REFERENCES 1. Y. Koshka, H.D. Lin, G. Melnychuk, and C. Wood, J. Cryst. Growth 294, 260 (2006). 2. B. Krishnan, H. Das, H.-De. Lin, and Y. Koshka, Appl. Phys. Lett. 89, (2006). 3. H. Wirth, D. Panknin, W. Skorupa, and E. Niemann, Appl. Phys. Lett. 74, 979 (1999). 4. U. Forsberg, Ö. Danielsson, A. Henry, M.K. Linnarsson, and E. Janzén, J. Cryst. Growth 253, 340 (2003). 5. M.A. Fanton, B.E. Weiland, and J.M. Redwing, J. Cryst. Growth 310, 4088 (2008). 6. T. Kimoto, A. Itoh, H. Matsunami, T. Nakata, and M. Watanabe, J. Electron. Mater. 25, 879 (1996). 7. N.S. Sak, A.K. Agarwal, S.-H. Ryu, and J.W. Palmour, J. Appl. Phys. 90, 2796 (2001). 8. H.D. Lin, G. Melnychuk, J.L. Wyatt, and Y. Koshka, Mater. Sci. Forum , 133 (2007). 9. J. Crofton, J.R. Williams, A.V. Adedeji, J.D. Scofield, S. Dhar, L.C. Feldman, and M.J. Bozack, Mater. Sci. Forum , 895 (2006). 10. R. Perez, N. Mestres, D. Tournier, P. Godignon, and J. Millan, Diam. Relat. Mater. 14, 1146 (2005).

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications

Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications Journal of ELECTRONIC MATERIALS, Vol. 31, No. 5, 2002 Special Issue Paper Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems

More information

Supporting Online Material for

Supporting Online Material for www.sciencemag.org/cgi/content/full/327/5961/60/dc1 Supporting Online Material for Polarization-Induced Hole Doping in Wide Band-Gap Uniaxial Semiconductor Heterostructures John Simon, Vladimir Protasenko,

More information

Synchrotron X-Ray Topography Measurements on 4H-SiC Epitaxial Layer

Synchrotron X-Ray Topography Measurements on 4H-SiC Epitaxial Layer Synchrotron X-Ray Topography Measurements on 4H-SiC Epitaxial Layer Isaho KAMATA, Central Research Institute of Electric Power Industry (CRIEPI) Kamata@criepi.denken.or.jp Silicon carbide has excellent

More information

Author(s) Negoro, Y; Katsumoto, K; Kimoto, T; Citation Journal of Applied Physics (2004),

Author(s) Negoro, Y; Katsumoto, K; Kimoto, T; Citation Journal of Applied Physics (2004), Title Electronic behaviors of high-dose p 4H-SiC(0001) Author(s) Negoro, Y; Katsumoto, K; Kimoto, T; Citation Journal of Applied Physics (2004), Issue Date 2004-07-01 URL http://hdl.handle.net/2433/24196

More information

Pre-treatment of low temperature GaN buffer layer deposited on AlN Si substrate by hydride vapor phase epitaxy

Pre-treatment of low temperature GaN buffer layer deposited on AlN Si substrate by hydride vapor phase epitaxy Ž. Surface and Coatings Technology 131 000 465 469 Pre-treatment of low temperature GaN buffer layer deposited on AlN Si substrate by hydride vapor phase epitaxy Ha Jin Kim, Ho-Sun Paek, Ji-Beom Yoo Department

More information

INTEGRATION OF N- AND P-CONTACTS TO GaN-BASED LIGHT EMITTING DIODES

INTEGRATION OF N- AND P-CONTACTS TO GaN-BASED LIGHT EMITTING DIODES International Journal of High Speed Electronics and Systems Vol. 20, No. 3 (2011) 521 525 World Scientific Publishing Company DOI: 10.1142/S0129156411006817 INTEGRATION OF N- AND P-CONTACTS TO GaN-BASED

More information

SiC high voltage device development

SiC high voltage device development SiC high voltage device development 2006. 11. 30 KERI Power Semiconductor Group outline 1. Device design & simulation for power devices 2. SiC power diode process development Ion implantation & activation

More information

Silicon Carbide Processing Technology: Issues and Challenges. Michael A. Capano School of ECE, Purdue University May, 2007

Silicon Carbide Processing Technology: Issues and Challenges. Michael A. Capano School of ECE, Purdue University May, 2007 Silicon Carbide Processing Technology: Issues and Challenges School of ECE, Purdue University May, 2007 Outline Introduction Epitaxial growth of 4H-SiC by hot-wall CVD (Si-face and C-face) 4H-SiC bipolar

More information

Taiyo Nippon Sanso. Advancing UV LEDs and power devices. The precarious promise of 5G. Evaluating the III-V MOSFET. Smart options for the infrared LED

Taiyo Nippon Sanso. Advancing UV LEDs and power devices. The precarious promise of 5G. Evaluating the III-V MOSFET. Smart options for the infrared LED Volume 22 Issue 3 April / May 2016 @compoundsemi www.compoundsemiconductor.net The precarious promise of 5G Evaluating the III-V MOSFET Smart options for the infrared LED Taiyo Nippon Sanso Advancing UV

More information

TEPZZ Z4 76A_T EP A1 (19) (11) EP A1. (12) EUROPEAN PATENT APPLICATION published in accordance with Art.

TEPZZ Z4 76A_T EP A1 (19) (11) EP A1. (12) EUROPEAN PATENT APPLICATION published in accordance with Art. (19) TEPZZ Z4 76A_T (11) EP 3 043 376 A1 (12) EUROPEAN PATENT APPLICATION published in accordance with Art. 13(4) EPC (43) Date of publication: 13.07.16 Bulletin 16/28 (21) Application number: 1484216.4

More information

Effect of nanoimprinted surface relief on Si and Ge nucleation and ordering

Effect of nanoimprinted surface relief on Si and Ge nucleation and ordering Microelectronics Journal 37 (2006) 1481 1485 www.elsevier.com/locate/mejo Effect of nanoimprinted surface relief on Si and Ge nucleation and ordering T.I. Kamins a,, A.A. Yasseri a,1, S. Sharma a,2, R.F.W.

More information

Low Thermal Budget NiSi Films on SiGe Alloys

Low Thermal Budget NiSi Films on SiGe Alloys Mat. Res. Soc. Symp. Proc. Vol. 745 2003 Materials Research Society N6.6.1 Low Thermal Budget NiSi Films on SiGe Alloys S. K. Ray 1,T.N.Adam,G.S.Kar 1,C.P.SwannandJ.Kolodzey Department of Electrical and

More information

Semiconductor Device Fabrication

Semiconductor Device Fabrication 5 May 2003 Review Homework 6 Semiconductor Device Fabrication William Shockley, 1945 The network before the internet Bell Labs established a group to develop a semiconductor replacement for the vacuum

More information

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type

More information

High Performance AlGaN Heterostructure Field-Effect Transistors

High Performance AlGaN Heterostructure Field-Effect Transistors Kyma Inc. Contract ABR DTD 1/8/07; Prime: FA8650-06-C-5413 1 High Performance AlGaN Heterostructure Field-Effect Transistors Program Objectives The primary objectives of this program were to develop materials

More information

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion

More information

CHAPTER 4 THE STUDIES OF THE CVD GROWTH PROCESS FOR EPITAXIAL DIAMOND (100) FILMS USING UHV STM

CHAPTER 4 THE STUDIES OF THE CVD GROWTH PROCESS FOR EPITAXIAL DIAMOND (100) FILMS USING UHV STM CHAPTER 4 THE STUDIES OF THE CVD GROWTH PROCESS FOR EPITAXIAL DIAMOND (100) FILMS USING UHV STM 4.1 Introduction This chapter presents studies of the CVD diamond growth process using UHV STM. It has been

More information

Structural changes of polycrystalline silicon layers during high temperature annealing

Structural changes of polycrystalline silicon layers during high temperature annealing Structural changes of polycrystalline silicon layers during high temperature annealing D. Lysáček, L. Válek ON SEMICONDUCTOR CZECH REPUBLIC, Rožnov p. R., david.lysacek@onsemi.com Abstract The structure

More information

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each

More information

Enhanced Forward Bias Operation of 4H-SiC PiN Diodes Using High Temperature Oxidation

Enhanced Forward Bias Operation of 4H-SiC PiN Diodes Using High Temperature Oxidation Mater. Res. Soc. Symp. Proc. Vol. 1693 2014 Materials Research Society DOI: 10.1557/opl.2014.714 Enhanced Forward Bias Operation of 4H-SiC PiN Diodes Using High Temperature Oxidation Craig A. Fisher 1,

More information

Growth and characterization of tensile strained Ge on Ge 1-x Sn x buffers for novel channel layers

Growth and characterization of tensile strained Ge on Ge 1-x Sn x buffers for novel channel layers The 5th International Symposium on Advanced Science and Technology of Silicon Materials (JSPS Si Symposium), Nov. 10-14, 2008, Kona, Hawaii, USA Growth and characterization of tensile strained Ge on Ge

More information

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook CMOS Fabrication Dr. Bassam Jamil Adopted from slides of the textbook CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different

More information

Low Resistance TiAl Ohmic Contacts with Multi-Layered Structure for p-type 4H SiC

Low Resistance TiAl Ohmic Contacts with Multi-Layered Structure for p-type 4H SiC Materials Transactions, Vol. 43, No. 7 (2002) pp. 1684 to 1688 c 2002 The Japan Institute of Metals Low Resistance TiAl Ohmic Contacts with Multi-Layered Structure for p-type 4H SiC Osamu Nakatsuka 1,,

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

Chapter 5 Epitaxial Growth of Si 1-y C y Alloys

Chapter 5 Epitaxial Growth of Si 1-y C y Alloys Chapter 5 Epitaxial Growth of Si 1-y C y Alloys 5.1 Introduction Traditionally, the incorporation of substitutional carbon into silicon and silicongermanium alloys during growth is of great interest for

More information

A Study on Thermal Stability Improvement in Ni Germanide/p-Ge using Co interlayer for Ge MOSFETs

A Study on Thermal Stability Improvement in Ni Germanide/p-Ge using Co interlayer for Ge MOSFETs JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.2, APRIL, 217 ISSN(Print) 1598-1657 https://doi.org/.5573/jsts.217.17.2.277 ISSN(Online) 2233-4866 A Study on Thermal Stability Improvement in

More information

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: Fabrication of p-n junctions Contact Potential Things you should know when you leave Key Questions What are the necessary steps to fabricate

More information

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO

More information

3C-SiC growth on Si substrates via CVD: An introduction

3C-SiC growth on Si substrates via CVD: An introduction 3C-SiC growth on Si substrates via CVD: An introduction Written by Jessica Eid LMGP/INPG, France, jessica.eid@inpg.fr and Irina Georgiana Galben LMGP/INPG, France, irina.galben@inpg.fr based on the lecture

More information

Growth of SiC thin films on graphite for oxidation-protective coating

Growth of SiC thin films on graphite for oxidation-protective coating Growth of SiC thin films on graphite for oxidation-protective coating J.-H. Boo, a) M. C. Kim, and S.-B. Lee Department of Chemistry, Sungkyunkwan University, Suwon 440-746, Korea S.-J. Park and J.-G.

More information

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation

More information

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative

More information

EE 434 Lecture 9. IC Fabrication Technology

EE 434 Lecture 9. IC Fabrication Technology EE 434 Lecture 9 IC Fabrication Technology Quiz 7 The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 /, determine the resistance between nodes A and

More information

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection

More information

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation. Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed

More information

Hot-wire deposited intrinsic amorphous silicon

Hot-wire deposited intrinsic amorphous silicon 3 Hot-wire deposited intrinsic amorphous silicon With the use of tantalum as filament material, it is possible to decrease the substrate temperature of hot-wire deposited intrinsic amorphous silicon, while

More information

Nitrogen Passivation of the Interface States Near the Conduction Band Edge in 4H-Silicon Carbide

Nitrogen Passivation of the Interface States Near the Conduction Band Edge in 4H-Silicon Carbide Nitrogen Passivation of the Interface States Near the Conduction Band Edge in 4H-Silicon Carbide J.R. Williams 1, G.Y. Chung 1, C. C. Tin 1, K. McDonald 2, D. Farmer 2, R.K. Chanana 2, R.A. Weller 3, S.T.

More information

EE 330 Lecture 9. IC Fabrication Technology Part 2

EE 330 Lecture 9. IC Fabrication Technology Part 2 EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this

More information

AlN as an encapsulate for annealing SiC

AlN as an encapsulate for annealing SiC JOURNAL OF APPLIED PHYSICS VOLUME 83, NUMBER 12 15 JUNE 1998 AlN as an encapsulate for annealing SiC K. A. Jones, K. Xie, D. W. Eckart, and M. C. Wood Army Research Lab, SEDD, Adelphi, Maryland 20783 V.

More information

A Nano-thick SOI Fabrication Method

A Nano-thick SOI Fabrication Method A Nano-thick SOI Fabrication Method C.-H. Huang 1, J.T. Cheng 1, Y.-K. Hsu 1, C.-L. Chang 1, H.-W. Wang 1, S.-L. Lee 1,2, and T.-H. Lee 1,2 1 Dept. of Mechanical Engineering National Central University,

More information

Characterization of Polycrystalline SiC Films Grown by HW-CVD using Silicon Tetrafluoride

Characterization of Polycrystalline SiC Films Grown by HW-CVD using Silicon Tetrafluoride Characterization of Polycrystalline SiC Films Grown by HW-CVD using Silicon Tetrafluoride Katsuya Abe, Yohei Nagasaka, Takahiro Kida, Tomohiko Yamakami, Rinpei Hayashibe and Kiichi Kamimura, Faculty of

More information

Aluminum induced in situ crystallization of amorphous SiC

Aluminum induced in situ crystallization of amorphous SiC Aluminum induced in situ crystallization of amorphous SiC Author Wang, Li, Dimitrijev, Sima, Tanner, Philip, Zou, Jin Published 2009 Journal Title Applied Physics Letters DOI https://doi.org/10.1063/1.3132053

More information

EXPERIMENTAL STUDIES Of NEW GaAs METAL=INSULATOR=p-n þ SWITCHES USING LOW TEMPERATURE OXIDE

EXPERIMENTAL STUDIES Of NEW GaAs METAL=INSULATOR=p-n þ SWITCHES USING LOW TEMPERATURE OXIDE Active and Passive Elec. Comp., 2002, Vol. 25, pp. 233 237 EXPERIMENTAL STUDIES Of NEW GaAs METAL=INSULATOR=p-n þ SWITCHES USING LOW TEMPERATURE OXIDE K. F. YARN* Far East College, Department of Electrical

More information

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules 2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are

More information

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING

COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING Lynne Michaelson 1, Anh Viet Nguyen 2, Krystal Munoz 1, Jonathan C. Wang

More information

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Last module: Introduction to the course How a transistor works CMOS transistors This

More information

Lecture 22: Integrated circuit fabrication

Lecture 22: Integrated circuit fabrication Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................

More information

Doping and Oxidation

Doping and Oxidation Technische Universität Graz Institute of Solid State Physics Doping and Oxidation Franssila: Chapters 13,14, 15 Peter Hadley Technische Universität Graz Institute of Solid State Physics Doping Add donors

More information

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon

More information

CVD growth and characterization of 3C-SiC thin films

CVD growth and characterization of 3C-SiC thin films Bull. Mater. Sci., Vol. 27, No. 5, October 2004, pp. 445 451. Indian Academy of Sciences. CVD growth and characterization of 3C-SiC thin films A GUPTA, D PARAMANIK, S VARMA and C JACOB* Materials Science

More information

Current Gain Dependence on Subcollector and Etch-Stop Doping in InGaP/GaAs HBTs

Current Gain Dependence on Subcollector and Etch-Stop Doping in InGaP/GaAs HBTs IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 48, NO. 5, MAY 2001 835 Current Gain Dependence on Subcollector and Etch-Stop Doping in InGaP/GaAs HBTs Theodore Chung, Seth R. Bank, John Epple, and Kuang-Chien

More information

The Pennsylvania State University. The Graduate School. Department of Materials Science and Engineering GROWTH OF SINGLE CRYSTAL SILICON CARBIDE BY

The Pennsylvania State University. The Graduate School. Department of Materials Science and Engineering GROWTH OF SINGLE CRYSTAL SILICON CARBIDE BY The Pennsylvania State University The Graduate School Department of Materials Science and Engineering GROWTH OF SINGLE CRYSTAL SILICON CARBIDE BY HALIDE CHEMICAL VAPOR DEPOSITION A Thesis in Materials

More information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication

More information

Physics and Material Science of Semiconductor Nanostructures

Physics and Material Science of Semiconductor Nanostructures Physics and Material Science of Semiconductor Nanostructures PHYS 570P Prof. Oana Malis Email: omalis@purdue.edu Today Bulk semiconductor growth Single crystal techniques Nanostructure fabrication Epitaxial

More information

Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation

Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation Mat. Res. Soc. Symp. Proc. Vol. 686 2002 Materials Research Society Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation Jae-Hoon Song, Duck-Kyun Choi

More information

High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers

High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers Munsik Oh and Hyunsoo Kim * School of Semiconductor and Chemical Engineering and Semiconductor

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)

More information

Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C

Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C Japanese Journal of Applied Physics Vol. 44, No. 3, 2005, pp. 1186 1191 #2005 The Japan Society of Applied Physics Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon

More information

GRAPHITE AND BN/ALN ANNEALING CAPS FOR ION IMPLANTED SIC

GRAPHITE AND BN/ALN ANNEALING CAPS FOR ION IMPLANTED SIC GRAPHITE AND BN/ALN ANNEALING CAPS FOR ION IMPLANTED SIC M.C. Wood*, K.A. Jones, T.S. Zheleva, K.W. Kirchner, M.A. Derenge U.S. Army Research Lab - SEDD, Adelphi, MD 20783 USA A. Bolonikov, T.S. Sudarshan,

More information

Facet-Selective Epitaxy of Compound Semiconductors on

Facet-Selective Epitaxy of Compound Semiconductors on Supporting Information For: Facet-Selective Epitaxy of Compound Semiconductors on Faceted Silicon Nanowires Max N. Mankin, Robert W. Day, Ruixuan Gao, You-Shin No, Sun-Kyung Kim, Arthur A. McClelland,

More information

Laser Spike Annealing for sub-20nm Logic Devices

Laser Spike Annealing for sub-20nm Logic Devices Laser Spike Annealing for sub-20nm Logic Devices Jeff Hebb, Ph.D. July 10, 2014 1 NCCAVS Junction Technology Group Semicon West Meeting July 10, 2014 Outline Introduction Pattern Loading Effects LSA Applications

More information

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley Technische Universität Graz Institute of Solid State Physics Deposition Franssila: Chapters 5 & 6 Peter Hadley Silicon wafers Total Thickness Variation: a good 8" Prime wafer would be < 15 m Site flatness

More information

Chapter 5 Thermal Processes

Chapter 5 Thermal Processes Chapter 5 Thermal Processes 1 Topics Introduction Hardware Oxidation Diffusion Annealing Post-Implantation Alloying Reflow High Temp CVD Epi Poly Silicon Nitride RTP RTA RTP Future Trends 2 Definition

More information

The Effect of Annealing on Resistivity Measurements of TiSi 2 and TiN Using the collinear Four Point Probe Technique

The Effect of Annealing on Resistivity Measurements of TiSi 2 and TiN Using the collinear Four Point Probe Technique The Effect of Annealing on Resistivity Measurements of TiSi 2 and TiN Using the collinear Four Point Probe Technique Eman Mousa Alhajji North Carolina State University Department of Materials Science and

More information

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic

More information

Nanofabrication of p-type GaAs by AFM-based surface oxidation process and its application to planar-type devices

Nanofabrication of p-type GaAs by AFM-based surface oxidation process and its application to planar-type devices Nanofabrication of p-type GaAs by AFM-based surface oxidation process and its application to planar-type devices Yuichi Matsuzaki, Shin-ya Kamada, Akira Yamada and Makoto Konagai Department of Physical

More information

The Effect of Interfacial Roughness on the Electrical Properties of Organic Thin Film Transistors with Anisotropic Dielectric Layer

The Effect of Interfacial Roughness on the Electrical Properties of Organic Thin Film Transistors with Anisotropic Dielectric Layer Mol. Cryst. Liq. Cryst., Vol. 476, pp. 157=[403] 163=[409], 2007 Copyright # Taylor & Francis Group, LLC ISSN: 1542-1406 print=1563-5287 online DOI: 10.1080/15421400701735673 The Effect of Interfacial

More information

Deposited by Sputtering of Sn and SnO 2

Deposited by Sputtering of Sn and SnO 2 Journal of the Korean Ceramic Society Vol. 49, No. 5, pp. 448~453, 2012. http://dx.doi.org/10.4191/kcers.2012.49.5.448 Comparative Study of Nitrogen Incorporated SnO 2 Deposited by Sputtering of Sn and

More information

Microstructure, morphology and their annealing behaviors of alumina films synthesized by ion beam assisted deposition

Microstructure, morphology and their annealing behaviors of alumina films synthesized by ion beam assisted deposition Nuclear Instruments and Methods in Physics Research B 206 (2003) 357 361 www.elsevier.com/locate/nimb Microstructure, morphology and their annealing behaviors of alumina films synthesized by ion beam assisted

More information

Cubic GaN Light Emitting Diode Grown by Metalorganic Vapor-Phase Epitaxy

Cubic GaN Light Emitting Diode Grown by Metalorganic Vapor-Phase Epitaxy TANAKA IEICE TRANS. and NAKADAIRA: ELECTRON., VOL. CUBIC E83-C, GaN LIGHT NO. 4 APRIL EMITTING 2000 DIODE 585 PAPER Special Issue on Blue Laser Diodes and Related Devices/Technologies Cubic GaN Light Emitting

More information

Boron doped diamond deposited by microwave plasma-assisted CVD at low and high pressures

Boron doped diamond deposited by microwave plasma-assisted CVD at low and high pressures Available online at www.sciencedirect.com Diamond & Related Materials 17 (2008) 481 485 www.elsevier.com/locate/diamond Boron doped diamond deposited by microwave plasma-assisted CVD at low and high pressures

More information

INTEGRATED-CIRCUIT TECHNOLOGY

INTEGRATED-CIRCUIT TECHNOLOGY INTEGRATED-CIRCUIT TECHNOLOGY 0. Silicon crystal growth and wafer preparation 1. Processing Steps 1.1. Photolitography 1.2. Oxidation 1.3. Layer Deposition 1.4. Etching 1.5. Diffusion 1.6 Backend: assembly,

More information

Fused-Salt Electrodeposition of Thin-Layer Silicon

Fused-Salt Electrodeposition of Thin-Layer Silicon NREL/CP-450-22928 UC Category: 1250 Fused-Salt Electrodeposition of Thin-Layer Silicon J.T. Moore, T.H. Wang, M.J. Heben, K. Douglas, and T.F. Ciszek Presented at the 26th IEEE Photovoltaic Specialists

More information

Materials Characterization

Materials Characterization Materials Characterization C. R. Abernathy, B. Gila, K. Jones Cathodoluminescence (CL) system FEI Nova NanoSEM (FEG source) with: EDAX Apollo silicon drift detector (TE cooled) Gatan MonoCL3+ FEI SEM arrived

More information

4H-SiC Power Schottky diodes. On the way to solve size limiting issues.

4H-SiC Power Schottky diodes. On the way to solve size limiting issues. 4H-SiC Power Schottky diodes. On the way to solve size limiting issues. A. Syrkin (1), V. Dmitriev (1), M. Mynbaeva (2), C. Hallin (3), and E. Janzén (3) (1) - TDI, Inc. 12214 Plum Orchard Dr., Silver

More information

Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE

Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE Microelectronic Engineering 77 (2005) 48 54 www.elsevier.com/locate/mee Effects of post-metallization annealing of high-k dielectric thin films grown by MOMBE Minseong Yun a, Myoung-Seok Kim a, Young-Don

More information

Veeco. Propelling GaN power electronics. Building better switches with GaN. Exposing SiC with Raman microscopy. Reducing droop with V-shaped pits

Veeco. Propelling GaN power electronics. Building better switches with GaN. Exposing SiC with Raman microscopy. Reducing droop with V-shaped pits Volume 21 Issue VII October 2015 @compoundsemi www.compoundsemiconductor.net Building better switches with GaN Exposing SiC with Raman microscopy Veeco Reducing droop with V-shaped pits Propelling GaN

More information

Structural Characterization of SiF 4, SiH 4 and H 2 Hot-Wire-Grown Microcrystalline Silicon Thin Films with Large Grains

Structural Characterization of SiF 4, SiH 4 and H 2 Hot-Wire-Grown Microcrystalline Silicon Thin Films with Large Grains Mat. Res. Soc. Symp. Proc. Vol. 664 2001 Materials Research Society Structural Characterization of SiF 4, SiH 4 and H 2 Hot-Wire-Grown Microcrystalline Silicon Thin Films with Large Grains J. J. Gutierrez,

More information

Andrei P. MIHAILA Suhail R. JEREMY Florin UDREA Gehan A. J. AMARATUNGA

Andrei P. MIHAILA Suhail R. JEREMY Florin UDREA Gehan A. J. AMARATUNGA Rajesh Kumar MALHAN Yuuichi TAKEUCHI Mitsuhiro KATAOKA Andrei P. MIHAILA Suhail R. JEREMY Florin UDREA Gehan A. J. AMARATUNGA A double gate normally-off silicon carbide (SiC) trench junction field effect

More information

Molecular Beam Epitaxy (MBE) BY A.AKSHAYKRANTH JNTUH

Molecular Beam Epitaxy (MBE) BY A.AKSHAYKRANTH JNTUH Molecular Beam Epitaxy (MBE) BY A.AKSHAYKRANTH JNTUH CONTENTS Introduction What is Epitaxy? Epitaxy Techniques Working Principle of MBE MBE process & Epitaxial growth Working conditions Operation Control

More information

P-Type Doping of 4H-SiC for Integrated Bipolar and Unipolar Devices

P-Type Doping of 4H-SiC for Integrated Bipolar and Unipolar Devices ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 18, Number 4, 2015, 329 342 P-Type Doping of 4H-SiC for Integrated Bipolar and Unipolar Devices M. LAZAR 1, S. SEJIL 1,2, L. LALOUAT 1,2, C.

More information

Effect of thermal annealing on the surface, optical, and structural properties of p-type ZnSe thin films grown on GaAs (100) substrates

Effect of thermal annealing on the surface, optical, and structural properties of p-type ZnSe thin films grown on GaAs (100) substrates JOURNAL OF MATERIALS SCIENCE 39 (2 004)323 327 Effect of thermal annealing on the surface, optical, and structural properties of p-type ZnSe thin films grown on GaAs (100) substrates M. J. KIM, H. S. LEE,

More information

Effect of Pt on agglomeration and Ge outdiffusion in Ni(Pt) germanosilicide

Effect of Pt on agglomeration and Ge outdiffusion in Ni(Pt) germanosilicide Effect of Pt on agglomeration and Ge outdiffusion in Ni(Pt) germanosilicide L. J. Jin, 1 K. L. Pey, 1, 2 W. K. Choi, 1, 3 E. A. Fitzgerald, 1, 4 D. A. Antoniadis, 1, 4 and D. Z. Chi 5 1 Singapore-MIT Alliance,

More information

Design Consideration and Effect of Parameter Variation on sub-40nm Bulk MOSFET using TCAD Tool

Design Consideration and Effect of Parameter Variation on sub-40nm Bulk MOSFET using TCAD Tool International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 4, Number 3 (2011), pp. 267-274 International Research Publication House http://www.irphouse.com Design Consideration

More information

Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology

Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology Applied Surface Science 212 213 (2003) 388 392 Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology Marcus A. Pereira, José A. Diniz, Ioshiaki Doi *, Jacobus W. Swart

More information

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook: HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,

More information

Confocal Micro-PL Mapping of Defects in CdTe Epilayers Grown on Si (211) Substrates with Different Annealing Cycles

Confocal Micro-PL Mapping of Defects in CdTe Epilayers Grown on Si (211) Substrates with Different Annealing Cycles Journal of ELECTRONIC MATERIALS, Vol. 43, No. 8, 2014 DOI: 10.1007/s11664-014-3129-y Ó 2014 TMS HENAN LIU, 1 YONG ZHANG, 1,3 YUANPING CHEN, 2 and PRIYALAL S. WIJEWARNASURIYA 2 1. University of North Carolina

More information

2-1 Introduction The demand for high-density, low-cost, low-power consumption,

2-1 Introduction The demand for high-density, low-cost, low-power consumption, Chapter 2 Hafnium Silicate (HfSi x O y ) Nanocrystal SONOS-Type Flash Memory Fabricated by Sol-Gel Spin Coating Method Using HfCl 4 and SiCl 4 as Precursors 2-1 Introduction The demand for high-density,

More information

ARTICLE IN PRESS. Materials Science in Semiconductor Processing

ARTICLE IN PRESS. Materials Science in Semiconductor Processing Materials Science in Semiconductor Processing ] (]]]]) ]]] ]]] Contents lists available at ScienceDirect Materials Science in Semiconductor Processing journal homepage: www.elsevier.com/locate/mssp High-dielectric

More information

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

Semiconductor Manufacturing Technology. IC Fabrication Process Overview Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you

More information

Some Aspects of Sublimation Growth of SiC Ingots p. 41 Growth of Highly Aluminum-Doped p-type 6H-SiC Single Crystals by the Modified Lely Method

Some Aspects of Sublimation Growth of SiC Ingots p. 41 Growth of Highly Aluminum-Doped p-type 6H-SiC Single Crystals by the Modified Lely Method SiC Bulk Growth Large Diameter, Low Defect Silicon Carbide Boule Growth p. 3 SiC Single Crystal Growth by Sublimation: Experimental and Numerical Results p. 7 Impact of SiC Source Material on Temperature

More information

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor

Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor Manabu Shimada, 1 Kikuo Okuyama, 1 Yutaka Hayashi, 1 Heru Setyawan, 2 and Nobuki Kashihara 2 1 Department

More information

Ultrahigh-temperature microwave annealing of Al + - and P + -implanted 4H-SiC

Ultrahigh-temperature microwave annealing of Al + - and P + -implanted 4H-SiC Ultrahigh-temperature microwave annealing of Al + - and P + -implanted 4H-SiC Siddarth G. Sundaresan and Mulpuri V. Rao a Department of Electrical and Computer Engineering, George Mason University, Fairfax,

More information

The Physical Structure (NMOS)

The Physical Structure (NMOS) The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication

More information

Amorphous and Polycrystalline Thin-Film Transistors

Amorphous and Polycrystalline Thin-Film Transistors Part I Amorphous and Polycrystalline Thin-Film Transistors HYBRID AMORPHOUS AND POLYCRYSTALLINE SILICON DEVICES FOR LARGE-AREA ELECTRONICS P. Mei, J. B. Boyce, D. K. Fork, G. Anderson, J. Ho, J. Lu, Xerox

More information

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi

More information

Introduction to Lithography

Introduction to Lithography Introduction to Lithography G. D. Hutcheson, et al., Scientific American, 290, 76 (2004). Moore s Law Intel Co-Founder Gordon E. Moore Cramming More Components Onto Integrated Circuits Author: Gordon E.

More information

Tracking Dislocations in SiC Epitaxial Layers by UVPL Imaging

Tracking Dislocations in SiC Epitaxial Layers by UVPL Imaging The 5th International Symposium on Advanced Science and Technology of Silicon Materials (JSPS Si Symposium), Nov. 10-14, 2008, Kona, Hawaii, USA Tracking Dislocations in SiC Epitaxial Layers by UVPL Imaging

More information

Czochralski Crystal Growth

Czochralski Crystal Growth Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling

More information

Investigation of molybdenum-carbon films Mo C:H deposited using an electron cyclotron resonance chemical vapor deposition system

Investigation of molybdenum-carbon films Mo C:H deposited using an electron cyclotron resonance chemical vapor deposition system JOURNAL OF APPLIED PHYSICS VOLUME 88, NUMBER 6 15 SEPTEMBER 2000 Investigation of molybdenum-carbon films Mo C:H deposited using an electron cyclotron resonance chemical vapor deposition system Rusli,

More information