Electromigration Behavior of through-si-via (TSV) Interconnect for 3-D Flip Chip Packaging
|
|
- Roger Young
- 6 years ago
- Views:
Transcription
1 Materials Transactions, Vol. 51, No. 5 (2010) pp to 1027 #2010 The Japan Institute of Metals EXPRESS REGULAR ARTICLE Electromigration Behavior of through-si-via (TSV) Interconnect for 3-D Flip Chip Packaging Sang-Su Ha 1, Jun-Mo Yang 2 and Seung-Boo Jung 1; * 1 School of Advanced Materials Science & Engineering, Sungkyunkwan University, 300 Cheoncheon-dong, Jangan-gu, Suwon , Korea 2 National Nanofab Center, Measurement & Analysis, 53-3 Eoeun-dong, Yuseong-gu, Daejeon , Korea The electromigration of conventional Sn-37Pb (in mass%) solder bumps was investigated with a current density of 2: A/cm 2 at 393 K using three-dimensional (3-D) flip-chip specimens comprised of an upper Si chip and a lower FR-4 substrate. Electromigration failure of the Sn-37Pb solder bumps occurred with complete consumption of electroless Ni immersion Au (ENIG) under bump metallization (UBM) and void formation at the cathode side of the solder bump. Cross-sectional studies were conducted with scanning electron microscopy (SEM). Ni 3 Sn 4 intermetallic compound (IMC) layers were formed in both interfaces, while a typical eutectic structure of Pb- and Sn-rich phases was formed within the solder region. After 11 h current stressing, separation of the Pb- and Sn-rich phases occurred in the solder bump, while a void was formed in the cathode-side bump. After 18 h current stressing, the solder joints catastrophically failed due to the re-melting of the solder bump. [doi: /matertrans.m ] (Received October 30, 2009; Accepted February 15, 2010; Published April 25, 2010) Keywords: tin-lead, electromigration, through-si-via (TSV), three-dimensional packaging 1. Introduction Three-dimensional (3-D) flip chip stacking offers a variety of benefits compared with traditional wire-bonded packaging, including superior thermal and electrical performance, the highest input/output (I/O) capability, substrate flexibility for varying performance requirements, well established process equipment, expertise, proven construction, high reliability, and reduced form factors. 1 3) Of these benefits, the most valuable advantage for the recent trends of electronic products toward powerful multi-functionality and miniaturization, is the highest I/O capability. Because of this capability, the 3-D flip chip package has been widely adapted in the electronic industries. The reliability of the 3-D flip chip package has been extensively evaluated with temperature cycling, thermal shock treatment, high temperature curing and temperature-humidity storage testing. 4 6) However, the electrical property and reliability of the flip chip package remains poorly underatood. 7 11) The electromigration of solder joints under high current stressing is an important concern for the solder joint system s reliability, especially with the increase in the required device density and power of 3-D flip chip packages. To meet these increasing performance requirements, the I/O number increases continuously, so that the bump size shrinks, which rapidly increases the current density passing through the bumps. The International Technology Roadmap for Semiconductors indicated that the current density per bump for mid range to high performance ICs will rise to about 2500 A/cm 2, i.e., 100 mm bump with 0.2 A within 12 years. 12) However, as the size of flip chip solder bumps approaches 50 mm, the current density in the flip chip solder bumps will dramatically increase to over 10 4 A/cm 2. Recently, Lee et al. found that in flip chip solder joints, a current density in the range of 10 4 A/cm 2 induced serious drift of metal atoms, *Corresponding author, sbjung@skku.ac.kr leading to dissolution of under bump metallization (UBM) at the cathode and the accumulation of intermetallic compounds (IMCs) at the anode, even as the current crowding accelerated the migration process. 13) During high current stressing in the solder joints, the effect of current crowding and Joule heating is responsible for the failure in the chip/anode side of the solder joints ) The higher current density caused by the current crowding and the higher temperature caused by the Joule heating combine to enhance the rate of mass transportation. Therefore, in-situ observation of the microstructural variation during the current stressing of the solder joints should be conducted to evaluate the effects of the two factors. The primary cause for current crowding is reported 15,16) to be the line-to-bump geometry of the solder bump joint, resulting in a higher current density in the solder regime than the average current density. However, the primary contributor for Joule heating in the solder joints is reported 15,16) to be the extremely thin and small dimension of Cu or Al traces on the Si chip. Despite the different formation mechanisms of the two factors, the weak region for the electromigration of the solder should be near the entrance point of the Cu trace into the solder bump just beneath the passivation opening. In this study, the electromigration phenomena in Sn-37Pb (in mass%) solder bumps was investigated for application in the flip chip structure. Ball grid array (BGA) solder balls were attached and reflowed on the electroless Ni immersion Au (ENIG) UBM of the chip, after which the flip chip was bonded to the chip and FR-4 substrate. A pair of solder bumps in the 3-D stacked, flip chip samples was crosssectioned and polished to observe the electromigration behavior under high current stressing. The electromigration behavior was characterized by measuring the failure time at high current density and temperature. The microstructures of the solder bumps at the cathode and anode sides were compared before and after current stressing.
2 Electromigration Behavior of through-si-via (TSV) Interconnect for 3-D Flip Chip Packaging Fig. 1 Fabrication process of the Si die with TSVs and stacking for 3-D package. 2. Experimental Procedures Figure 1 presents a schematic diagram of the process flow for the fabrication of a 3-D package with stacked dies. P-type, 500-mm-thick Si wafers were used. As shown in Fig. 1, a photolithography process was used to make a thick mask Fig layer for deep etching. A negative type of photoresist, PMER, was spin-coated to a thickness of 12 mm with a rotation speed of 500 rpm for 10 s, followed by 3500 rpm for 25 s. After undergoing various processes, such as soft baking on a hot plate at 383 K for 210 s, aligning with a patterned photomask, exposure to ultraviolet light for 50 s, hard baking on a hot plate at 373 K for 120 s, and development for 120 s, a deep reactive ion etching (DRIE) process was conducted using an inductively coupled plasma (ICP) etcher [Multiplex ICP (ASEHR)]. The so-called Bosch17) process is based on alternating multiple steps of etching and sidewall passivation. During the passivation sequence, C4 F8 plasma was used to deposit fluorocarbon polymer at the side walls of the throughsi-via (TSV), while SF6 plasma was used during the etching sequence to etch the fluorocarbon polymer layer and Si. After the TSV formation, a CMP process was employed to remove the residual Si on the backside of the wafer followed by thermal oxidation at the surface of the Si for the formation of a SiO2 passivation layer and the sputtering of seed layers for the electroplating. Cu was electroplated in the TSVs. After the Cu filling in the TSVs, ENIG plating was performed to fabricate UBM layers on the Cu-filled TSVs. The solder composition used in this study was eutectic Sn-37Pb (in mass%) solders. After the BGA balls (dia. 300 mm) were attached on the silicon chip, the chip was flipped and bonded to the FR-4 substrate using a flip chip bonder (M9, Laurier). The peak bonding temperature was 498 K. The bonding time in which the solders were melted was 60 s. In the schematic illustration of the four-layer, stacked die package shown in Fig. 2, the electrons flow from the left side of the bottom Schematic illustration of the 3-D stacked package for the electromigration test.
3 1022 S.-S. Ha, J.-M. Yang and S.-B. Jung Fig. 3 SEM micrographs of the 3-D stacked flip-chip solder joint before current stressing: (a) and (b) 1st solder bump, (c) 2nd solder bump, and (d) 3rd solder bump. substrate to the left side of the top Si chip through the left solder bumps, to the right side of the Si chip and finally to the right side of the bottom substrate through the right solder bumps. To observe the electromigration of the solder in situ, the six solder joints were cross-sectioned in half, and polished before the current stressing. The cross-section was cut across the center of each joint as shown schematically in Fig. 2. Current stressing was carried out in an ambient temperature of 393 K. A current was passed through the six solder joints, producing a nominal current density of 2:0 104 A/cm2. This nominal current density was calculated on the basis of half of the opening area of the UBM. The microstructural variation during the current stressing was investigated with scanning electron microscopy (SEM). In order to perform the in situ observation, the current stressing was stopped at a specific time, and the SEM observation was conducted. Then the specimen was re-current stressed. The reported current stressing time was cumulative. The phases were identified using an energy-dispersive X-ray spectroscopy (EDX). 3. Results and Discussion Figure 3 shows the as-flip chip bonded solder joints. Figure 3(a) shows the left line solder bumps, which are designated as the 1st, 2nd and 3rd solder bumps, and the right line solder bumps, which are designated as the 4th, 5th and 6th solder bumps. As indicated by the arrows and the e symbol in Fig. 3(a), the electrons move from the bottom substrate to the top of the Si chip in the left line solder bumps, but from the top of the Si chip to the bottom substrate in the right line solder bumps. However, Figs. 3 are those of the current unstressed solder joint. The microstructure of the asreflowed solder joints shows the typical eutectic structure of the Sn-37Pb solder. The white and gray regions within the solder are -Pb phase and -Sn matrix, respectively. The formation of a lamellar structure of Pb-rich phase and -Sn matrix was suppressed by rapid quenching. The solder bumps were very well shaped and aligned. Figure 4 shows an enlarged view of the rectangular region in Fig. 3. The topmost Au flash layer of the ENIG substrate was completely dissolved into the molten solder during the reflow process, leaving the Ni-P layer exposed to the molten solder. EDX analysis confirmed the absence of any Au-containing phase or Au layer at any position of the interface or the solder. In both of the chip- and substrate-side interfaces, a layer of Ni3 Sn4 IMC was formed at the as-reflowed interface between the solder and the electroless Ni-P UBM. During the reflow, Ni diffused out from the electroless Ni-P layer to form the Ni3 Sn4 IMC. The microstructure of the solder matrix was composed of a relatively white region of Pb-rich phases and a darker gray region of Sn-rich phases. Figure 5 shows SEM images of the Sn-37Pb solder bumps after current stressing for 11 h. Figures 5(a), (c) and (e) show the left line solder bumps and Figs. 5(b), (d) and (f) the right line solder bumps shown in Fig. 2. As indicated by the arrows and the e symbol, the electrons move from the left line bottom substrate to the top Si chip, but from the right line top Si chip to the bottom substrate. In Fig. 5, the Pb-rich phases were significantly coarsened after current stressing, com-
4 Electromigration Behavior of through-si-via (TSV) Interconnect for 3-D Flip Chip Packaging 1023 Fig. 4 Magnified views of the 3-D stacked flip chip solder bumps before current stressing: (a) and (d) 1st solder bump, (b) and (e) 2nd solder bump, and (c) and (f) 3rd solder bump. pared with the images shown in Fig. 3. This coarsening of the phases was mainly due to the electron flow and high temperature storage of the solder bumps during the current stressing at 393 K. For a more detailed analysis of the microstructural variation of the solder joints, enlarged views of the rectangular regions in Fig. 5 are shown in Fig. 6 (left line solder bumps) and Fig. 7 (right line solder bumps). In Fig. 6, (a) and (d) are the 1st, (b) and (e) the 2nd, and (c) and (f) the 3rd solder bumps in Fig. 2. Since electrons passed through the joint from the lower side to the upper side, the lower and upper sides acted as the cathode and anode, respectively. The IMC layers in the 1st (Fig. 6(a)) solder bump were (Ni,Cu) 3 Sn 4 at the upper-side interface. Although, the thickness of the Ni-P layer did not change compared with the initial state before current stressing, two IMCs, (Cu,Ni) 6 Sn 5 and Cu 6 Sn 5, were formed on the lower side (Fig. 6(d)). The Cu atoms in the former were diffused from the Cu pad of the substrate by the acceleration of the electron flows. The thick IMC layers in the 2nd (Fig. 6(b)) and 3rd (Fig. 6(c)) solder bumps were Ni 3 Sn 4 at the upper (anode)- side interface. At lower-side interface, a very thick P-rich Ni (Ni 3 P) layer was observed under the Ni 3 Sn 4 IMC, and Kirkendall voids were formed in the P-rich Ni layer due to the diffusion of Ni atoms from the Ni-P layer to the IMC layer. The formation period of the Kirkendall void was much shorter than during the isothermal aging at high temperature 18,19) due to the electron flow from the cathode to anode during electromigration and the isothermal aging at high temperature. Figure 7 shows the 4th [(a) and (d)], 5th [(b) and (e)] and 6th [(c) and (f)] solder bumps in Fig. 2. Since electrons passed through the joint from the upper to the lower side, the upper and lower sides were cathode and anode, respectively. After 11 h of current stressing, the voids that were observed at the 4th solder bump (cathode side) in the top corner on the left side of the solder bump (Fig. 7(a)) grew and propagated along the interface from the left side to the right side. The formation of Ni 3 Sn 4 and voids tend to initiate at the current crowded region. Concerning the dimension of the sample shown in Fig. 2, the current density in the Cu interconnection line is more than 50 times higher than that inside the solder bump. Therefore, there is a transition region where the current density changes abruptly in the solder bump. This region has a higher current density than any other region in the solder bump. The simulation of current distribution in the solder bump of the flip chip structure showed that the current density in the current crowded region is much higher than the averaged current density inside the solder bump. 20) During the initial current stressing, the void quickly propagated and became significantly larger while new voids were formed in the right region of the right-side solder bump. Following void formation, the electron flows were diverted to the left and right sides of the void, causing the void to grow in these directions. Consequently, the void propagated and its increasing size led to the formation of another current crowding region in which another void can be formed. This multiple void formation restricted the paths for electron movement and directly induced the formation of Joule heating that increased the temperature of the right-side solder bump, thereby re-melting the solder bump. 21) The thick IMC layers in the 4th (Fig. 7(d)) and 5th (Fig. 7(e)) solder bumps were Ni 3 Sn 4 at the lower (anode)-side interface. Figure 8 shows SEM images of the Sn-37Pb solder bumps after current stressing at 2: A/cm 2 and 393 K for 18 h, after which the solder joints catastrophically failed. The ENIG UBMs in the lower side of the 1st solder bump (Fig. 8(e)) and in the upper side of the 4th (Fig. 8(b)) and 5th (Fig. 8(d)) solder bumps were completely dissolved. In addition, a thick Cu-Ni-Sn IMC was formed at the upper interface of the 1st solder bump (Fig. 8(e)). Microstructural coarsening and Pb-phase accumulation occurred at the anode side (Fig. 8(b)). The dissolved ENIG UBM and the redistributed solder phases were caused by re-melting of the solder
5 1024 S.-S. Ha, J.-M. Yang and S.-B. Jung Fig. 5 SEM micrographs of the 3-D stacked flip chip solder bumps after current stressing for 11 h: (a), (c), (e) left and (b), (d), (f) right line solder bumps. due to Joule heating during the prolonged electromigration. At an ambient temperature of 393 K, the additional joule heating caused by the current crowding remelted the left and right line solder bumps, leading to dissolution of the ENIG UBMs on the upper side of the 4th and 5th solder bumps, respectively. This indicated that only the high current density could have caused the significant temperature increase in this solder bump that experienced a bottleneck of moving electrons. Figure 9 shows the potential versus time curves of the Sn-37Pb samples during current stressing. Before complete failure, the potential or resistance of the sample was relatively unchanged, even though the void propagation had covered a large area of the contact window, due to the small dimension of the Cu line compared with that of the solder joint. Therefore, all the resistance was taken up by the line. As the void propagated from left to right in the 4th and 5th solder bumps, the entrance of the current into the solder bump was displaced to the front of the void. As long as the current was able to enter the solder joint, the void had very little effect overall on the resistance change, i.e., the void formation slightly increased the potential of the sample, as shown in Fig. 9. However, when the void extended across the entire contact area and consequently the solder was remelted, the potential or resistance jumped abruptly, indicating the failure of the joint. A similar result was reported in a previous study.22) Therefore, this problem of electromigration strongly influences the reliability of the flip chip package, due to the abrupt, electromigration-induced electrical failure of the flip chip solder joint.
6 Electromigration Behavior of through-si-via (TSV) Interconnect for 3-D Flip Chip Packaging 1025 Fig. 6 Magnified views of the 3-D stacked flip chip solder bumps after current stressing for 11 h: (a) and (d) 1st solder bump, (b) and (e) 2nd solder bump, and (c) and (f) 3rd solder bump. Fig. 7 Magnified views of the 3-D stacked flip chip solder bumps after current stressing for 11 h: (a) and (d) 4th solder bump, (b) and (e) 5th solder bump, and (c) and (f) 6th solder bump. 4. Conclusion In-situ observation of the 3-D flip chip solder joints during the current stressing test revealed that the electromigration of the solder s microstructure is one of the most important factors in the failure of the 3-D flip chip packages. Therefore, this electromigration must be considered as the most critical of all the reliability factors. The failure initiation and growth in the solder joints were most highly affected by the direction of the electron movement. A Ni3 Sn4 IMC layer was formed in the as-reflowed state in both the lower and upper-side interfaces. After 11 h of current stressing, the voids that were observed at the 4th solder bump (cathode side) in the top corner on the left side of the solder bump grew and propagated along the interface from the left side to the right side. Kirkendall voids were formed in the P-rich layer after a shortened period of reliability testing, rather than during isothermal aging. Finally, open and catastrophic failure was induced by re-melting of solder after 18 h current stressing. Acknowledgement The present work was carried out with the support of the Next Generation New Technology Development Program (Project No ) of the Korea Ministry of Commerce, Industry and Energy (MOCIE).
7 1026 S.-S. Ha, J.-M. Yang and S.-B. Jung Fig. 8 SEM micrographs of the 3-D stacked flip chip solder bumps after current stressing for 18 h: (a), (c), (e) left and (b), (d), (f) right line solder bumps. REFERENCES Fig. 9 Time vs. potential curve during current stressing of the Sn-37Pb solder joint. 1) E. C. C. Yeh, W. J. Choi, K. N. Tu, P. Elenius and H. Balkan: Appl. Phys. Lett. 80 (2002) ) A. Kumar, M. He, Z. Chen and P. S. Teo: Thin Solid Films (2004) ) P. Benkart, A. Heittmann, H. Huebner, U. Ramacher, A. Kaiser, A. Munding, M. Bschorr, H. J. Pfleiderer and E. Kohn: IEEE Des. Test 22 (2005) ) J. Y. Choi, S. S. Lee and Y. C. Joo: Jpn. J. Appl. Phys. 41 (2002) ) C. M. Chen and S. W. Chen: Acta Mater. 50 (2002) ) S. W. Chen, S. K. Lin and J. M. Jao: Mater. Trans. 45 (2004) ) T. L. Shao, Y. H. Chen, S. H. Chiu and C. Chen: J. Appl. Phys. 96 (2004) ) Y. H. Lin, Y. C. Hu, C. M. Tsai, C. R. Kao and K. N. Tu: Acta Mater. 53 (2005) ) H. Ye, C. Basaran and D. Hopkins: Appl. Phys. Lett. 80 (2003)
8 Electromigration Behavior of through-si-via (TSV) Interconnect for 3-D Flip Chip Packaging ) J. W. Nah, J. H. Kim, H. M. Lee and K. W. Paik: Acta Mater. 52 (2004) ) H. Gan and K. N. Tu: J. Appl. Phys. 97 (2005) ) K. N. Tu: J. Appl. Phys. 94 (2003) ) T. Y. Lee, K. N. Tu and D. R. Frear: J. Appl. Phys. 90 (2001) ) Y. H. Liu and K. L. Lin: J. Mater. Res. 20 (2005) ) J. W. Nah, K. W. Paik, J. O. Suh and K. N. Tu: J. Appl. Phys. 94 (2003) ) T. Y. Lee, K. N. Tu, S. M. Kuo and D. R. Frear: J. Appl. Phys. 89 (2001) ) F. Laermer and A. Urban: Microelectron. Eng (2003) ) M. He, Z. Chen and G. Qi: Acta Mater. 52 (2004) ) M. He, A. Kumara, P. T. Yeo, G. J. Qi and Z. Chen: Thin Solid Films (2004) ) E. C. C. Yeh, W. J. Choi and K. N. Tu: Appl. Phys. Lett. 80 (2002) ) D. G. Kim, W. C. Moon and S. B. Jung: Microelectron. Eng. 83 (2006) ) W. J. Choi, E. C. C. Yeh and K. N. Tu: J. Appl. Phys. 94 (2003)
Electromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads
JOURNAL OF APPLIED PHYSICS VOLUME 96, NUMBER 8 15 OCTOBER 2004 Electromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads T. L. Shao, Y. H. Chen, S. H.
More informationLead-Free Solder Bump Technologies for Flip-Chip Packaging Applications
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong
More informationDissolution of electroless Ni metallization by lead-free solder alloys
Journal of Alloys and Compounds 388 (2005) 75 82 Dissolution of electroless Ni metallization by lead-free solder alloys Ahmed Sharif, Y.C. Chan, M.N. Islam, M.J. Rizvi Department of Electronic Engineering,
More informationControlling the Microstructures from the Gold-Tin Reaction
Controlling the Microstructures from the Gold-Tin Reaction J. Y. Tsai, C. W. Chang, Y. C. Shieh, Y. C. Hu, and C. R. Kao* Department of Chemical & Materials Engineering National Central University Chungli
More informationTSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development
TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding
More informationFailure Modes of Flip Chip Solder Joints Under High Electric Current Density
C. Basaran e-mail: cjb@buffalo.edu H. Ye D. C. Hopkins Electronic Packaging Laboratory, University at Buffalo, SUNY, Buffalo, New York D. Frear J. K. Lin Freescale semiconductor Inc., Tempe, Arizona Failure
More informationUltra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes
Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and
More informationThe Effect of Cu and Ni on the Structure and Properties of the IMC Formed by the Reaction of Liquid Sn-Cu Based Solders with Cu Substrate
WDS'08 Proceedings of Contributed Papers, Part III, 220 224, 2008. ISBN 978-80-7378-067-8 MATFYZPRESS The Effect of Cu and Ni on the Structure and Properties of the IMC Formed by the Reaction of Liquid
More informationAdvanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation
Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine
More informationComposition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal
Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi
More informationIBM Research Report. Yoon-Chul Sohn, Jin Yu KAIST 373-1, Guseong-Dong, Yuseong-Gu Daejeon Korea
RC23513 (W0502-039) February 4, 2005 Materials Science IBM Research Report Effect of Intermetallics Spalling on the Mechanical Behavior of Electroless Ni(P)/Pb-free Solder Interconnection Yoon-Chul Sohn,
More informationAging Treatment Characteristics of Shear Strength in Micro Solder Bump
Materials Transactions, Vol. 43, No. 2 (22) pp. 3234 to 3238 c 22 The Japan Institute of Metals Aging Treatment Characteristics of Shear Strength in Micro Solder Bump Chong-Hee Yu, Kyung-Seob Kim 2, Yong-Bin
More informationSCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability
Voids at / Solder Interface and Their Effects on Solder Joint Reliability Zequn Mei, Mudasir Ahmad, Mason Hu, Gnyaneshwar Ramakrishna Manufacturing Technology Group Cisco Systems, Inc. Acknowledgement:
More informationCopyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply
Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics
More informationBi Layer Formation at the Anode Interface in Cu/Sn 58Bi/Cu Solder Joints with High Current Density
J. Mater. Sci. Technol., 2012, 28(1), 46 52. Bi Layer Formation at the Anode Interface in Cu/Sn 58Bi/Cu Solder Joints with High Current Density Hongwen He 1), Haiyan Zhao 1), Fu Guo 2) and Guangchen Xu
More informationComparative Study of NiNiP Leadframes from Different Processes
Comparative Study of NiNiP Leadframes from Different Processes Wu-Hu Li *1, Jeffrey Khai Huat Low 1, Harry Sax 2, Raymond Solis Cabral 1, Esperidion De Castro Salazar 1, Pauline Min Wee Low 1 1 Infineon
More informationKyoung-Soon Bok, Woo-Suk Choi, and Chul-Lae Cho Samsung Techwin co., LTD. 14 Nongseo-Ri, Kiheung-Eub, Youngin-Si, Kyoungki-Do, , Korea
Studies on Ni-Sn Intermetallic Compound and P-rich Ni Layer at the ckel UBM - Solder Interface and Their Effects on Flip Chip Solder Joint Reliability Young-Doo Jeon and Kyung-Wook Paik Micro-Electronic
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationAg Plating and Its Impact on Void-Free Ag/Sn Bumping
Ag Plating and Its Impact on Void-Free Ag/Sn Bumping Hirokazu Ezawa, Kazuhito Higuchi, Msaharu Seto, Takashi Togasaki, Sachiko Takeda* and Rei Kiumi* Toshiba Corporation Semiconductor Company Advanced
More information3D technologies for integration of MEMS
3D technologies for integration of MEMS, Fraunhofer Institute for Electronic Nano Systems Folie 1 Outlook Introduction 3D Processes Process integration Characterization Sample Applications Conclusion Folie
More informationCopyright 2008 Year IEEE. Reprinted from IEEE ECTC May 2008, Florida USA.. This material is posted here with permission of the IEEE.
Copyright 2008 Year IEEE. Reprinted from IEEE ECTC 2008. 27-30 May 2008, Florida USA.. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE
More informationInterface Reaction Between Electroless Ni Sn P Metallization and Lead-Free Sn 3.5Ag Solder with Suppressed Ni 3 P Formation
Journal of ELECTRONIC MATERIALS, Vol. 43, No. 11, 2014 DOI: 10.1007/s11664-014-3306-z Ó 2014 The Minerals, Metals & Materials Society Interface Reaction Between Electroless Ni Sn P Metallization and Lead-Free
More informationInfluence of Thermomigration on Lead-Free Solder Joint Mechanical Properties
Mohd F. Abdulhamid Cemal Basaran 1 e-mail: cjb@buffalo.edu Electronic Packaging Laboratory, University at Buffalo, SUNY, Buffalo, NY 14260 Influence of Thermomigration on Lead-Free Solder Joint Mechanical
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationAutomotive Electronic Material Challenges. Anitha Sinkfield, Delphi
Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and
More informationJeong et al.: Effect of the Formation of the Intermetallic Compounds (1/7)
Jeong et al.: Effect of the Formation of the Intermetallic Compounds (1/7) Effect of the Formation of the Intermetallic Compounds between a Tin Bump and an Electroplated Copper Thin Film on both the Mechanical
More informationThe Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish
The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish Julie Silk 1, Jianbiao Pan 2, Mike Powers 1 1 Agilent Technologies, 1400 Fountaingrove Parkway, Santa Rosa,
More informationEffects of Current Stressing on Shear Properties of Sn-3.8Ag-0.7Cu Solder Joints
J. Mater. Sci. Technol., 2010, 26(8), 737-742. Effects of Current Stressing on Shear Properties of Sn-3.8Ag-0.7Cu Solder Joints X.J. Wang 1), Q.L. Zeng 1), Q.S. Zhu 1), Z.G. Wang 1) and J.K. Shang 1,2)
More informationStudy of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation.
Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation. B. Salam +, N. N. Ekere, D. Rajkumar Electronics Manufacturing Engineering
More informationHigh-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers
High-efficiency GaN-based light-emitting diodes fabricated with identical Ag contact formed on both n- and p-layers Munsik Oh and Hyunsoo Kim * School of Semiconductor and Chemical Engineering and Semiconductor
More informationISSN: ISO 9001:2008 Certified International Journal of Engineering and Innovative Technology (IJEIT) Volume 3, Issue 6, December 2013
ISSN: 2277-3754 Fabrication and Characterization of Flip-Chip Power Light Emitting Diode with Backside Reflector Ping-Yu Kuei, Wen-Yu Kuo, Liann-Be Chang, Tung-Wuu Huang, Ming-Jer Jeng, Chun-Te Wu, Sung-Cheng
More informationEffects of Pd Addition on Au Stud Bumps/Al Pads Interfacial Reactions and Bond Reliability
Journal of ELECTRONIC MATERIALS, Vol. 33, No. 10, 2004 Special Issue Paper Effects of Pd Addition on Au Stud Bumps/Al Pads Interfacial Reactions and Bond Reliability HYOUNG-JOON KIM, 1,3 JONG-SOO CHO,
More informationTSV Interposer Process Flow with IME 300mm Facilities
TSV Interposer Process Flow with IME 300mm Facilities Property of Institute of Microelectronics (IME)-Singapore August 17, 2012 Outline 1. TSV interposer (TSI) cross sectional schematic TSI with BEOL,
More informationNewsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE
Test Services & Failure Analysis Laboratory April 2008 Newsletter INSIDE THIS ISSUE Features Solder Bump Electromigration Failure Solder Joint Failure Criteria External Inspection of PCBs Hollow Fibers
More informationA Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon
A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon April 2009 A Deep Silicon RIE Primer 1.0) Etching: Silicon does not naturally etch anisotropically in fluorine based chemistries. Si
More information5.8 Diaphragm Uniaxial Optical Accelerometer
5.8 Diaphragm Uniaxial Optical Accelerometer Optical accelerometers are based on the BESOI (Bond and Etch back Silicon On Insulator) wafers, supplied by Shin-Etsu with (100) orientation, 4 diameter and
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More informationMicro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode
Micro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode WATANABE Hirohiko *, ISHIKAWA Sumihisa **, ITO Mototaka **, SAKO Hideki **, KIMURA Kosuke **, NAKAGAWA Yoshitsugu
More informationUTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.
SESSION 14 MATERIALS AND PROCESSES FOR ADVANCED PACKAGING UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. Eric Schulte 1, Gilbert Lecarpentier 2 SETNA Corporation
More informationEffects of Silver Coating Covered with Copper Filler on Electrical Resistivity of Electrically Conductive Adhesives
Materials Transactions, Vol. 51, No. 1 (21) pp. 1785 to 1789 Special Issue on Lead-Free and Advanced Interconnection Materials for Electronics #21 The Japan Institute of Metals Effects of Silver oating
More informationIntroduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials
Introduction to Micro/Nano Fabrication Techniques Date: 2015/05/22 Dr. Yi-Chung Tung Fabrication of Nanomaterials Top-Down Approach Begin with bulk materials that are reduced into nanoscale materials Ex:
More information"ewlb Technology: Advanced Semiconductor Packaging Solutions"
"ewlb Technology: Advanced Semiconductor Packaging Solutions" by Sharma Gaurav@, S.W. Yoon, Yap Yok Mian, Shanmugam Karthik, Yaojian Lin, Pandi C. Marimuthu and Yeong J. Lee* STATS ChipPAC Ltd. 5 Yishun
More informationMetallization deposition and etching. Material mainly taken from Campbell, UCCS
Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,
More informationHBLED packaging is becoming one of the new, high
Ag plating in HBLED packaging improves reflectivity and lowers costs JONATHAN HARRIS, President, CMC Laboratories, Inc., Tempe, AZ Various types of Ag plating technology along with the advantages and limitations
More informationThe Effects of Sapphire Substrates Processes to the LED Efficiency
The Effects of Sapphire Substrates Processes to the LED Efficiency Hua Yang*, Yu Chen, Libin Wang, Xiaoyan Yi, Jingmei Fan, Zhiqiang Liu, Fuhua Yang, Liangchen Wang, Guohong Wang, Yiping Zeng, Jinmin Li
More informationFilling and Planarizing Deep Trenches with Polymeric Material for Through-Silicon Via Technology
Filling and Planarizing Deep Trenches with Polymeric Material for Through-Silicon Via Technology R.K. Trichur, M. Fowler, J.W. McCutcheon, and M. Daily Brewer Science, Inc. 2401 Brewer Drive Rolla, MO
More informationLow Cycle Fatigue Testing of Ball Grid Array Solder Joints under Mixed-Mode Loading Conditions
Tae-Sang Park Mechatronics & Manufacturing Technology Center, Corporate Technology Operations, Samsung Electronics Co., LTD, 416, Maetan-3Dong, Yeongtong-Gu, Suwon-City, Gyeonggi-Do, 443-742, Korea e-mail:
More informationPARASITIC EFFECTS REDUCTION FOR WAFER-LEVEL PACKAGING OF RF-MEMS
Stresa, Italy, 26-28 April 2006 J. Iannacci 1,2, J. Tian 1, S.M. Sinaga 1, R. Gaddi 2, A. Gnudi 2, and M. Bartek 1 1) HiTeC-DIMES, Delft University of Technology, Mekelweg 4, 2628 CD Delft, the Netherlands
More informationLight enhancement by the formation of an Al-oxide honeycomb nano-structure on the n-gan surface of thin-gan light-emitting diodes
Light enhancement by the formation of an Al-oxide honeycomb nano-structure on the n-gan surface of thin-gan light-emitting diodes C. L. Lin, P. H. Chen Department of Chemical and Materials Engineering,
More informationInfluence of Thermal Cycling on the Microstructure and Shear Strength of Sn3.5Ag0.75Cu and Sn63Pb37 Solder Joints on Au/Ni Metallization
68 J. Mater. Sci. Technol., Vol.23 No.1, 2007 Influence of Thermal Cycling on the Microstructure and Shear Strength of Sn3.5Ag0.75Cu and Sn63Pb37 Solder Joints on Au/Ni Metallization Hongtao CHEN 1,2),
More informationEnabling Technology in Thin Wafer Dicing
Enabling Technology in Thin Wafer Dicing Jeroen van Borkulo, Rogier Evertsen, Rene Hendriks, ALSI, platinawerf 2G, 6641TL Beuningen Netherlands Abstract Driven by IC packaging and performance requirements,
More informationEffects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages
Effects of Design, Structure and Material on Thermal-Mechanical Reliability of Large Array Wafer Level Packages Bhavesh Varia 1, Xuejun Fan 1, 2, Qiang Han 2 1 Department of Mechanical Engineering Lamar
More informationSemiconductor Manufacturing Technology. IC Fabrication Process Overview
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you
More informationHot Chips: Stacking Tutorial
Hot Chips: Stacking Tutorial Choon Lee Technology HQ, Amkor Enabling a Microelectronic World Mobile Phone Technology Change Feature Phone Smartphone Smartphones as a Percentage of All Phones Source : The
More informationUltralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges
More informationCOMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING
COMPATIBILITY OF THE ALTERNATIVE SEED LAYER (ASL) PROCESS WITH MONO- Si AND POLY-Si SUBSTRATES PATTERNED BY LASER OR WET ETCHING Lynne Michaelson 1, Anh Viet Nguyen 2, Krystal Munoz 1, Jonathan C. Wang
More informationCorrosion Protect DLC Coating on Steel and Hastelloy
Materials Transactions, Vol. 49, No. 6 (2008) pp. 1333 to 1337 #2008 The Japan Institute of Metals Corrosion Protect DLC Coating on Steel and Hastelloy Hironobu Miya and Jie Wang Semiconductor Equipment
More informationTSV-Based Quartz Crystal Resonator Using 3D Integration and Si Packaging Technologies
TSV-Based Quartz Crystal Resonator Using 3D Integration and Si Packaging Technologies Jian-Yu Shih 1,Yen-Chi Chen 2, Cheng-Hao Chiang 1, Chih-Hung Chiu 2, Yu- Chen Hu 1, Chung-Lun Lo 2, Chi-Chung Chang
More informationArch. Metall. Mater. 62 (2017), 2B,
Arch. Metall. Mater. 62 (2017), 2B, 1225-1229 DOI: 10.1515/amm-2017-0182 S.S. KIM*, I. SON* #, K.T. KIM** EFFECT OF ELECTROLESS Ni P PLATING ON THE BONDING STRENGTH OF Bi Te-BASED THERMOELECTRIC MODULES
More informationAnisotropic Conductive Adhesives with Enhanced Thermal Conductivity for Flip Chip Applications
Anisotropic Conductive Adhesives with Enhanced Thermal Conductivity for Flip Chip Applications Myung-Jin Yim, Jin-Sang Hwang and Jin-Gu Kim ACA/F Dept., Telephus, Inc. 25-11, Jang-dong, Yusong-gu, Taejon
More informationA STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS
A STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS G.Milad, D.Gudeczauskas, G.Obrien, A.Gruenwald Uyemura International Corporation Southington, CT ABSTRACT: The solder joint formed on an ENEPIG surface
More informationEffects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Alloys
Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Kazuki Tateyama, Hiroshi Ubukata*, Yoji Yamaoka*, Kuniaki Takahashi*, Hiroshi Yamada** and Masayuki Saito
More informationFlip chip bumping technology Status and update
Nuclear Instruments and Methods in Physics Research A 565 (2006) 290 295 www.elsevier.com/locate/nima Flip chip bumping technology Status and update M. Juergen Wolf, Gunter Engelmann, Lothar Dietrich,
More informationWF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering
WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy
More informationFinal Year Project Proposal 1
Final Year Project Proposal 1 Mechanical testing for high temperature polymers Mr Eric Phua Jian Rong (JRPhua@ntu.edu.sg) In offshore subsea drilling, different types of microelectronics devices and sensors
More informationAjay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University
2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,
More informationArch. Metall. Mater. 62 (2017), 2B,
Arch. Metall. Mater. 62 (2017), 2B, 1143-1148 DOI: 10.1515/amm-2017-0167 JUN HO HWANG*, JONG-HYUN LEE* # TRANSIENT LIQUID PHASE BEHAVIOR OF Sn-COATED Cu PARTICLES AND CHIP BONDING USING PASTE CONTAINING
More informationObservations of Intermetallic Compound Formation of Hot Dip Aluminized Steel
Materials Science Forum Vols. 519-521 (2006) pp. 1871-1875 online at http://www.scientific.net (2006) Trans Tech Publications, Switzerland Observations of Intermetallic Compound Formation of Hot Dip Aluminized
More informationLecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
More informationMATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS
MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS Varughese Mathew NXP Semiconductors 6501 William Cannon Drive, Austin TX, USA Automotive Innovation Driven by Electronics
More informationBonding Technique Using Micro-Scaled Silver-Oxide Particles for In-Situ Formation of Silver Nanoparticles
Materials Transactions, Vol. 49, No. 12 (28) pp. 2875 to 288 #28 The Japan Institute of Metals Bonding Technique Using Micro-Scaled Silver-Oxide Particles for In-Situ Formation of Silver Nanoparticles
More informationPlasma for Underfill Process in Flip Chip Packaging
Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015
More informationInterconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials
Interconnects Outline Interconnect scaling issues Aluminum technology Copper technology 1 Properties of Interconnect Materials Metals Silicides Barriers Material Thin film Melting resistivity point ( C)
More informationKGC SCIENTIFIC Making of a Chip
KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process
More informationALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY
ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY Herbert J. Neuhaus, Ph.D., and Charles E. Bauer, Ph.D. TechLead Corporation Portland, OR, USA herb.neuhaus@techleadcorp.com ABSTRACT Solder
More informationInterfacial Reactions between Ni-Zn Alloy Films and Lead-free Solders
Interfacial Reactions between -Zn Alloy Films and Lead-free Solders Pay Ying Chia 1, A.S.M.A. Haseeb 2 University of Malaya Department of Mechanical Engineering, University of Malaya, 50603, Kuala Lumpur,
More information2.5D and 3D Semiconductor Package Technology: Evolution and Innovation
2.5D and 3D Semiconductor Package Technology: Evolution and Innovation Vern Solberg Solberg Technical Consulting Saratoga, California USA Abstract The electronics industry is experiencing a renaissance
More informationSupporting Information
Supporting Information Fast-Response, Sensitivitive and Low-Powered Chemosensors by Fusing Nanostructured Porous Thin Film and IDEs-Microheater Chip Zhengfei Dai,, Lei Xu,#,, Guotao Duan *,, Tie Li *,,
More informationCopper Wire Bonding Technology and Challenges
Copper Wire Bonding Technology and Challenges By Dr Roger Joseph Stierman Date: 21 & 22 October 2013 Venue: SHRDC, Shah Alam, Selangor *2 days training package RM 3,000 per pax [*] * includes hotel accommodation
More informationThermal Evaporation. Theory
Thermal Evaporation Theory 1. Introduction Procedures for depositing films are a very important set of processes since all of the layers above the surface of the wafer must be deposited. We can classify
More informationElectroless CoWP Boosts Copper Reliability, Device Performance Bill Lee, Blue29, Sunnyvale, Calif. -- 7/1/2004 Semiconductor International
More information
Development and Characterization of Large Silicon Microchannel Heat Sink Packages for Thermal Management of High Power Microelectronics Modules
Development and Characterization of Large Silicon Microchannel Heat Sink Packages for Thermal Management of High Power Microelectronics Modules Hengyun Zhang*, Qingxin Zhang*, Ser-Choong Chong*, Damaruganath
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationSample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys
As originally published in the IPC APEX EXPO Conference Proceedings. Sample Preparation for Mitigating Tin Whiskers in alternative Lead-Free Alloys Mehran Maalekian Karl Seelig, V.P. Technology Timothy
More informationReflow Profiling: Time a bove Liquidus
Reflow Profiling: Time a bove Liquidus AIM/David Suraski Despite much research and discussion on the subject of reflow profiling, many questions and a good deal of confusion still exist. What is clear
More informationInvestigation of the oxidation process at the coppersolder interface with atomic force microscopy
Investigation of the oxidation process at the coppersolder interface with atomic force microscopy Attila Bonyár, Tamás Hurtony Department of Electronics Technology Budapest University of Technology and
More informationAtmosphere Effect on Soldering of Flip Chip Assemblies. C. C. Dong Air Products and Chemicals, Inc. U.S.A.
Atmosphere Effect on Soldering of Flip Chip Assemblies C. C. Dong Air Products and Chemicals, Inc. U.S.A. Atmosphere Effect on Soldering of Flip Chip Assemblies Abstract An experimental study was conducted
More informationCharacterization of Coatings on Grey Cast Iron Fabricated by Hot-dipping in Pure Al, AlSi11 and AlTi5 Alloys
A R C H I V E S o f F O U N D R Y E N G I N E E R I N G Published quarterly as the organ of the Foundry Commission of the Polish Academy of Sciences ISSN (1897-3310) Volume 14 Issue 1/2014 85 90 20/1 Characterization
More informationMetallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance
Metallization Interconnects Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance
More informationInvestigation of metal contacts via thermal treatment at Interfaces between low temperature Ag pastes and TCO layer for HIT solar cell
Investigation of metal contacts via thermal treatment at Interfaces between low temperature Ag pastes and TCO layer for HIT solar cell Ming-Shiou Lin, Kuang-Yang Kuo, Yong-Han Lin, Yueh-Lin Lee, Liang-Pin
More information3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan
3D Package Technologies Review with Gap Analysis for Mobile Application Requirements Apr 22, 2014 STATS ChipPAC Japan T.Nishio Contents Package trends and roadmap update Advanced technology update Fine
More informationCopyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply
Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics
More informationCu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip
EPRC 12 Project Proposal Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip 15 th Aug 2012 Page 1 Introduction: Motivation / Challenge Silicon device with ultra low k
More informationFaculty of Mechanical and Manufacturing Engineering, Universiti Tun Hussein Onn Malaysia, Johor, Malaysia
', Advanced Materials Research Vol. 845 (2014) pp 76-80 Online available since 2013/Dec/04 at www.scient$c net O (2014) Trans Tech Publications, Switzerland doi: l0.4028/www.scient~~$c. net/amr. 845.76
More informationMicrostructure and Microhardness of an Al-Zr-Ti-Fe Alloy
Proceedings of the 12th International Conference on Aluminium Alloys, September 5-9, 2010, Yokohama, Japan 2010 2010 The Japan Institute of Light Metals pp. 1004-1008 1004 Microstructure and Microhardness
More informationFast Spreading of Liquid SnPb Solder on Gold-coated Copper Wheel Pattern
J. Mater. Sci. Technol., 2010, 26(12), 1143-1147. Fast Spreading of Liquid SnPb Solder on Gold-coated Copper Wheel Pattern Wei Liu 1), Lei Zhang 1), K.J. Hsia 2) and J.K. Shang 1,3) 1) Shenyang National
More informationVisit
Practical Applications for Nano- Electronics by Vimal Gopee E-mail: Vimal.gopee@npl.co.uk 10/10/12 Your Delegate Webinar Control Panel Open and close your panel Full screen view Raise hand for Q&A at the
More informationReliability Evaluation of CIF (chip-in-flex) and COF (chip-on-flex) packages
Reliability Evaluation of CIF (chip-in-flex) and COF (chip-on-flex) packages Jae-Won Jang* a, Kyoung-Lim Suk b, Kyung-Wook Paik b, and Soon-Bok Lee a a Dept. of Mechanical Engineering, KAIST, 335 Gwahangno
More informationFabrication Technology
Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski
More informationSuppression of Cu 3 Sn and Kirkendall voids at Cu/Sn-3.5Ag solder joints by adding a small amount of Ge
J Mater Sci: Mater Electron (2012) 23:56 60 DOI 10.1007/s10854-011-0412-z Suppression of Cu 3 Sn and Kirkendall voids at Cu/Sn-3.5Ag solder joints by adding a small amount of Ge Chun Yu Yang Yang Peilin
More information