Photoresist. UV Exposure Mask UV Exposure. Photolithography. Silicon substrate. (a) (b) (c) (d)

Size: px
Start display at page:

Download "Photoresist. UV Exposure Mask UV Exposure. Photolithography. Silicon substrate. (a) (b) (c) (d)"

Transcription

1 Photolithography a complete process of transferring an image from a photographic mask to a resultant pattern on a wafer. A photosensative polymer film is applied to the silicon wafer, dried and then exposed with the proper geometrical patterns through a photomask to UV light or other radiation and finally developed. Depending on polymer used, either exposed or non-exposed areas of the film are removed in the developing process. It require resists, spinner, mask, mask-aligner, developer solution, ovens etc. Resists are made sensative to a) UV light, b) electron resist, c) X-Rays, d) ion beams If light is used to expose the IC pattern, they are called photoresist. Photoresist Photoresist may be either negative or positive. Negative photoresist becomes less soluble in developer solution when they are exposed to radiation Positive photoresist becomes more soluble after exposure. UV Exposure Mask UV Exposure Negative photoresist pattern Positive photoresist pattern Photolithography Silicon Oxide Silicon substrate Photoresist Photoresist Silicon oxide (a) (b) MAsk Photoresist Silicon oxide (c) Exposed Photoresist Silicon oxide (d)

2 Exposed Photoresist Silicon oxide (e) Silicon oxide (f) Photoresist process. (a) Silicon sheet is covered with oxide. (b) photoresist lacquer is applied to surface. (c) Photoresist is exposed to Ultraviolet light through photomask. (d) Unexposed photoresist is removed with solvent. (e) Silicon oxide is removed by etching. (f)photoresist is removed to leave window in silicon oxide. Photoresist 1. negative acting photoresist :( based on polyisoperene in the form of cyclized rubber -> resin) Involvs two organic reactions, (a) free-radical polymerizatiion of alkenes (hydrocarbon) and (b) photodissociation of azides (highly unstable, librates N 2 in the presens of light ) A sentisizer (bis-aryl diazides ) is added with resin (poly isoperene) for rapid and complete polymerization upon exposure. Exposure of light results in cross-linking of resin molecules by several sentisizer molecules the chain reaction further polymerizes the resin. In addition to resin & sensitizer, resist formation requires a solvent to kep resist fluid for ease of application. For negative resist, solvents are mixure of aliphatic and aryl hydrocarbons. Typical exposure energy required for 1 um thich negative photoresist in mj/cm 2. Development The cross-loinking under exposure produces a highly insoluble film. Pattern is formed by washing away the unpolymerized resist with a solvent -> an obvious choice is a hydricarbon mixure similar to the resist solvent. Mild straight-chain hydrocarbon produces a finer line width. The cross linked resin will absorb the solvent and results in swelling and distorting the image. Thus solvent development must be followed by a rinse with a fluid that removes solvent from the resin. Rinser should have an affinity for the developer while not absorbing into the polymerized resin : n-butyl acetate is a common choice. Typical spray develop and rinse times for 1um resist layers are 5-15 sec. 2. Positive Acting Photoresist Positive PR does not rely on polymerization. Sensitizer offers photosensitivitgy. Diazo oxides are used On exposure to UV light, short-lived ketene is formed which, in presence of moisture forms a carboxylic acid. Being an acid, this compound reacts with alkaline material and forms a soluble ester. Exposed resist is washed away in an alkaline solution such as dilute NaOH The resin in +ve PR has no photochemical sensitivity rather it provides chemical resistance, viscosity, stability etc. Resin must be soluble i alkalies to allow exposed resist to dissolve, but must be insoluble enough to prevent excessive dissolution of unexposed resist. In addition to resin & sensitized, a solvent is used such as ethylene glycol monoethyl ether. Optical sensitivity within nm light Adhesion is a major concern in positive resist formulation. +ve PR process requires careful substrate treatment and the use of an adhesion prompter HMDS -> HexaMethyl Disilizane

3 Development Positive PR development is crucial. Both the soluble and insoluble portion of a +ve PR are removed at observable rates by the developer Developing speed is a smoother function of absorbed light and also depends on developer concentration. Development begins at the surface and proceeds downward in both exposed and unexposed area and laterally, widening the walls. Exposure and development times can be manipulated to point wider or narrower geomatries from a a mask plate. Performance comparison of negative and positive Photoresist Negative photoresist Negative resist has limited ability to resolve fine line because of (a) size of molecules and (b) chain reaction. Swelling of polymerized resist during development. Resolution is limited to 2-3 um aspect ratio is small. Large throughoutput Low cost IC Positive photoresist Higher resolution capability (<um) Aspect ratio is well above unity Does not swell during development Lower throughoutput higher cost % Resist remains +ve PR -ve Soluble -Ve PR Response curve Complete E T Soluble At low exposure energy, negative resist completely soluble in developer solution. As exposure is incresed above a threshold energy E T, more of the resist film remains after development. At exposure energy of 2-3 times the E T, very little of the resist film is dissolved. For positive photoresist, the resist solubility in its developer is finite even zero exposure energy. The solubility gradually increases until at some threshold energy, it becomes completely soluble. Thus, positive resist requires more exposure energy than negative resist. Exposure Energy (mj/cm 2 ) = Exposure Intensity X Exposure time.

4 Photoresist process Cleaning Spin Coat Pre-Bake Develop Post-Exposure Trement Expose Plasma DE-scum Post Bake Etch Strip Flow chart of a typical resist process. Steps in broken lines are not used for all materials. Reprinted from Ref. 8 with permission of the American Chemical Society. Step Comments Adhesion promoter application Resist Application Resist Dry Resist prebake (soft bake) Expose Postexpose bake Resist developing rince Resist postbake (hard bake) Etch Oxide * Sometimes use HMDS after de-hydration bake. Done by dispensing resist onto static or slowly rotating wafer and then rapidly spining. To remove solvents. To slightly harden resist and improve adhesion Defines image in resist Sometimes used to suppress effect of standing waves. Removes unwanted resist. Displaces developer in resist. To improve adhesion and each resistance done at a higher temperature than prebake. Resist must not react with etch or peel from surface. Resist Removal Done with oxygen plasma or hot acid. *Sometimes, another insulator or metal is used. Sometimes photoresist is used as an ion implantation mask rather than as an etch mask. Exposure tool [musk aligner] Exposure tool is evaluated by three parameters : Resolutions are defined in terms of the minimum feature that can be repeatedly exposed and developed in at least 1 um of resist. Registration is a measure of how closely successive mask levels can be overlaid. Throughput is the number of the silicon wafers that can be exposed per hour Edge 1 uncertainty Edge 2 uncertainty Negative tolerance Overlay uncertainty

5 Nesting tolerance is dictated by three factors: 1. the location of the device feature edges on the silicon wafer may not be exactly as specified by original circuit layout vary from chip to chip on mask for improper exposure = um. On wafer this variation in resist thickness,exposure and develop condition. 2. Uncertainty involved in aligning due to registration capability and human uncertainty (~ um) 3. Broadening by lateral diffusion nesting tolerance is given by (T) = 3[ (σ f1/2) 2 + (σ f2/2) 2 + (σ r ) 2 ] ½ where σ r is the registration uncertainty and σ f1 and σ f2 are edge feature uncertainty for mask level 1 and 2 respectively. Contact proximity projection ` Light Source Photo Resist Optical System Mask (a) (b) (c) Schematic of three optical lithographic techniques. (a) Contact. (b) Proximity. (c) Projection. 1983, BELL Telephone Laboratories Inc. reprinted with permission. Contact Proximity Projection 1. Contact Printing Lithography OPTICAL LITHOGRAPHIC TECHNIQUES Resist coated silicon wafer is brought into physical contact with the glass photomask. For alignment mask & wafer are separated by 25µm. Operate in the Fresmel diffraction pattern g<d, Very high resolution is possible. Resolution (W) in this case is given by, W~(λS) 1/2, s is photoresist thickness λ is exposure wavelength. For 400 nm UV light and 1µm thick resist, W is less than 1µm. Resolution can be improved by using lower λ and thiner resist. Contact pressure is about 40 to 150 Torr. Problem is dirt damage the mask surface and produces defects in silicon wafers.

6 2. Proximity Printing Lithography Same as contact method except a small gap, 10 to 25 µm wide, is maintained between the wafer and mask during exposure. This gap minimizes (but not eliminate) mask damage Operate in the Fresmel diffraction pattern where resolution is proportional to (λg) 1/2, λ is exposure wavelength, g is gap between mask and wafer. Resolution is reduced and about 2-4 µm resolution is possible. 3. Projection Printing Lithography 0. An image of the pattern on the mask is projected on to resist coated wafer, which is many centimeter away. 1. Avoids mask damage entirely. 2. Operate in Fraunhofer diffraction pattern L>D 3. To achieve higher resolution, only a small portion of the mask is imaged. For defect free lens system, the resolution limit is determined by Rayleigh limit, Resolution (W) ~ 0.6 λ / NA, NA is numerical aperture of the lens. Depth of focus (Z) =±0.8λ/(NA) 2. µm line resolution is possible. 4. DirectStep on Wafer (DSW) The pattern is stored as information in a computer and directly transferred on to a wafer. DSW is a 'maskless' process and is used in projection printing where the pattern of a single chip can be directly imaged on to a wafer, perhaps with a suitable reduction ratio. Lens system is such that the image can be stepped to the next location and so on. The need for reticle generation and step-and-repeat is completely avoided. The practice ofter is to partition the wafer into segments containing several chips and then image-step in each partition. The registration and alignment mark is made in each partition, which improves layer to layer registration significantly. Advantage in wafer stepping is the 'risk factor'. Defect in reticle may spoil the number of chips in step-andrepeat, which is unlike in DSW. Throughput is less Modulation Transfer Function (MTF) An important parameter in addition to 'resolution' used to characterize a projection system. It relates the incident intensity to the spatial distribution of the intensity of the image on a wafer. Determines the quality of image presented to the resist with respect to the mask image. MTF (v) = M image (v)/m mask (v), v is spatial frequency defined as the inverse of the grating pitch Where, M mask (Modulation of Mask) = (I max I min)/i max + I min Standing Waves Constructive and destructive Interference influence photoresist images Interference between 1 & 4 X-ray Lithography An extension of optical proximity printing in which the exposing wavelength is in the range of 4 to 50 A 0 Reduces diffraction effects due to shorter wavelength of x-rays Possibility of achieving high resolution and high through put at the same time Low energy of soft x-rays reduces scattering effects in both the resist and substrate, no proximity correction is to be made X-rays are not appreciably absorbed by dirt with low atomic no, so dirt on the mask does not primt as a defective pattern in the resist. Low absorption of x-ray resist -> thick resist can be uniformly exposed -> results straight wall resist images exactly replicating the mask patterns.

7 X-ray Resist Positive resistance 1. PMMA : Ploy methyl methacrylate 2. PBS: Poly (butene-1, sulphone) Developer: 1:1 = Methyl isobutyl ketone : isopropyl alcohol Electon beam irradiation breaks chemical bond and mol wt. Is reduced in irradiated area. If the average mol wt is reduced enough, the irradiated material can be dissolved in a solvent that does not attack high mol wt material. Resolution nearly 0.1 um. Positive resist is slow and it needs much longer exposure time than -ve resistance. Slow resist has generally higher resolution than fast resist Negative resist 1.COP : Poly (glycidylmethacrylate coethyl acrylate) Working principle is based on radiation induced polymer cross linking which causes new bonds to form between adjacent chains and creates an complex three dimension structure with higher molecular weight than surrounding nonirradiated area. Swelling during development limits resolution ~ 1um. Resist name λ (A o ) Sensitivity (mj/cm 2 ) Resulution (μm) PMMA (+) 8.34 AlK α <0.1 PBS(+) 4.37 Pd L α COP(-) 4.37 Pd L α X-rays with wavelength between 1 and 50 A0 (photon energy between kev) suffer negligible scattering as they go through resist material -ve resist swell and contract during wet chemical development process. Dry development by plasma processing avoids swelling problem and improves resolutions Negative x-ray resist with sensitivities below 10 mj/cm2 have been made by incorporating cl into resist polymerization. The sensitivity of these resist is not adequate to achieve the goal of high resolution and high throughput. Sensitivity can be increased by increasing the x-ray absorption in the resist. The absorption of x-rays is given by I=I O exp (- α t ) where t= thickness of the resist, α = linear absorption co-efficient, I & I O are intensities after and before absorption. Absorption coeff.(α ) may be increased by increasing λ of x-rays. X-ray Mask Gold is absorbing material for X-Rays. Membrane material: Polymide, SiC,Si 3 N 4,Al 2 O 3 Or Sandwitch 0.6 μm Gold

8 An x-ray mask consists of a patterned metal x-ray absorber on a thin membrane that transmits x-rays. Thickness of these absorbing material are determined by 1) x-ray wavelength of interest, 2) the absorption coefficient of the material and 3) contrast required by the resist of an image Membranes are highly transparent to x-rays so that exposure times are minimized, dimensionally stable, rugged enough to be handled frequently. Schematic of X-Ray Lithography Aligner Water Coolent Target (Pd) X-Rays [4.37Ǻ] Be Windows Electron Gun [25KV,4-6 KW] He (Prevents air from absorbing X-Rays) Mask (X-Ray absorbing pattern) Mask & wafer separation ~ 40, Optical Alignment Mask Wafer X-ray lithography offers best conditions for achieving sub-micron resolution with high wafer throughput Full wafers can be exposed in about 1 min. using existing resist and x-ray sources, with resolution better than 0.5 um. Deep UV Lithography Deep UV Lithography Spectral range -> 200 to 300 nm Standard lithography spectral range -> 310 to 400nm Commercial deep UV source -> Xenon mercury lamp with low intensity To achieve straight wall resist image profiles, the resist must absorb a small percentage of incident radiation Too small absorption increases exposure time and throughput is less Usually e-beam resist is used for deep UV lithography Use of deep UV and quartz mask plate instead of glass increases resolution to merely 0.5 μm. Electron-Beam Lithography Designed for optimum performance in research & development Focused electron beam of dia 0.01 to 0.5 µm is used Used in production of photomask Used in direct writing on silicon wafer Less throughput (1 mask per hour) Alignment accuracy ±0.2µm Ion-Beam Lithography Ions have heavy mass than electrons Less proximity effect due to back scattering Less scattering effect High resolution Inorganic Resist Germanium selenide glass solvable in alkaline solution but when doped with silver, it is not soluble Silver is coated on Gese and light induced silver migration, called Photodoping is used for photoresist application

9 Mask Film Any edge profile, corresponding to etching just to completion, which lies between the extremes depicted in Fig. 3A and 3b results from an etch rate that is anisotropic. We can define the degree of anisotropy A f = 1- (V i / V v ) (1) where V i and V v are the lateral and vertical etch rates, respectively. With reference to a feature etched just to completion, Eq. 1 can be written: A f = 1- ( B /2h f ) (2) Where B is the bias and h f is the film thickness. Thus for isotropic etching A f = 0 represents anisotropic etching. In practice the term anisotropic etching is often taken to mean the extreme case, A f = 1. dm l dm d f d f d f h f Bias = B = d f - l = 2 X underc Design mask for equal lines and spaces on film. L = d f - B (3) and substituting from Equation (2 )l = d f [1-{2.h f(1-a f)/d f}] (4) Etching bias, Anisotropy, Selectivity Film Start Mask Film After Lithography Mask Etch Deposit After Mask Removal (a) (b) Schematic illustration of (a) subtractive and (b) additive methods of pattern transfer.

10 d m Mask d m Film d f d f Space Line Bias = B = d f d m = 2 X Undercut Each bias is a measure of the amount by which the etched film undercuts the mask at the mask-film interface. Over etching because of TOPOGRAPHY Film II Residue FilmI h 1 + h 2 h1 h 2 FilmI Film II Prior to each Etched to ENDPOINT If etching is anisotropic, over etching is needed to remove residual material at steps. (A f = 1) Assume perfect uniformity of and etch rates, Assume perfect anisotropy (A f=1) Time to etch film=h 2/v f Time to etch sidewall filament residue = h 1/V f Total Time = h 2/V 1 + h 1/V f = h 2/V f (1+h 1/h 2) = h 2/V f (1 + Δ ) Where Δ ( = h 1/h 2): fractional overetch time because of topography. is exposed to etch for (h 1/V f) for etching h s of substrate. Thus, V sub = h s / (h 1/V f) So, film to substrate selectivity is given by, S fs = V f/v sub = V f/[h s/(h 1/V f)] = h 1/h s = h 2/h s * h 1/h 2 = h 2/h s * Δ Selectivity of etchants. Suitable etch recipe is to be searched so that the film etches much faster than mask material or substrate Film to mask selectivity Sfm = Vf/Vm = Etch rate of film/etch rate of mask Film to substrate selectivity = Sfs = Vf / Vsub = Etch rate of film/etch rate of substrate. Minimum required selectivity of etch depends on : δ = Fractional film thickness thickness φ f = Fractional Etch Rate variation Δ = Fractional over Etch Required because of topography θ = mask edge profile angle φ m = Fractional mask Etch Rate variation V v = maximum vertical etch rate of mask. V l = maximum lateral etch rate of mask. W = Loss of line width acceptable because of mask erosion A f = Anisotropy of film etch Please find more related Document in

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604

More information

Photolithography I ( Part 2 )

Photolithography I ( Part 2 ) 1 Photolithography I ( Part 2 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science

More information

Photolithography Process Technology

Photolithography Process Technology Contents Photolithography Process - Wafer Preparation - Photoresist Coating - Align & Expose - Photoresist Development Process Control CD Measurement Equipment Expose System & Wafer Track Consumables Chemicals

More information

Fabrication Technology, Part I

Fabrication Technology, Part I EEL5225: Principles of MEMS Transducers (Fall 2003) Fabrication Technology, Part I Agenda: Oxidation, layer deposition (last lecture) Lithography Pattern Transfer (etching) Impurity Doping Reading: Senturia,

More information

Introduction to Lithography

Introduction to Lithography Introduction to Lithography G. D. Hutcheson, et al., Scientific American, 290, 76 (2004). Moore s Law Intel Co-Founder Gordon E. Moore Cramming More Components Onto Integrated Circuits Author: Gordon E.

More information

Introduction to Nanoscience and Nanotechnology

Introduction to Nanoscience and Nanotechnology Introduction to Nanoscience and Nanotechnology ENS 463 2. Principles of Nano-Lithography by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 Office 4N101b 1 Lithographic patterning

More information

Fabrication and Layout

Fabrication and Layout ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide

More information

Dow Corning WL-5150 Photodefinable Spin-On Silicone

Dow Corning WL-5150 Photodefinable Spin-On Silicone Dow Corning WL-515 Photodefinable Spin-On Silicone Properties and Processing Procedures Introduction Dow Corning WL-515 is a silicone formulation which can be photopatterned and cured using standard microelectronics

More information

Photolithography. Dong-Il Dan Cho. Seoul National University Nano/Micro Systems & Controls Laboratory

Photolithography. Dong-Il Dan Cho. Seoul National University Nano/Micro Systems & Controls Laboratory Lecture 9: Photolithography School of Electrical l Engineering i and Computer Science, Seoul National University Nano/Micro Systems & Controls Laboratory Email: dicho@snu.ac.kr URL: http://nml.snu.ac.kr

More information

micro resist technology

micro resist technology Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 1400 ma-n 1400 is a negative tone photoresist series designed for the use in microelectronics and microsystems. The resists are

More information

Lecture 4 Lithography II

Lecture 4 Lithography II F. G. Tseng Lec4, Fall/2016, p1 Lecture 4 Lithography II!! Resist types 1.!Optical negative resist a.!polymer get cross link after exposure b.!developer is usually solvent (xylene ( ), toluene ( ), halogenated

More information

Because of equipment availability, cost, and time, we will use aluminum as the top side conductor

Because of equipment availability, cost, and time, we will use aluminum as the top side conductor Because of equipment availability, cost, and time, we will use aluminum as the top side conductor Top Side Conductor vacuum deposition Aluminum sputter deposit in Argon plasma CVC 601-sputter deposition

More information

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing 3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated

More information

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS MCC PMGI RESISTS OFFER Sub.25µm lift-off processing Film thicknesses from 5µm Choice of resin blends for optimal undercut control High thermal stability Superior adhesion to Si, NiFe, GaAs, InP

More information

EECS130 Integrated Circuit Devices

EECS130 Integrated Circuit Devices EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)

More information

Micro- and Nano-Technology... for Optics

Micro- and Nano-Technology... for Optics Micro- and Nano-Technology...... for Optics 3.2 Lithography U.D. Zeitner Fraunhofer Institut für Angewandte Optik und Feinmechanik Jena Electron Beam Column electron gun beam on/of control magnetic deflection

More information

EE 527 MICROFABRICATION. Lecture 15 Tai-Chang Chen University of Washington EE-527 M4 MASK SET: NPN BJT. C (sub) A E = 40 µm x 40 µm

EE 527 MICROFABRICATION. Lecture 15 Tai-Chang Chen University of Washington EE-527 M4 MASK SET: NPN BJT. C (sub) A E = 40 µm x 40 µm EE 527 MICROFABRICATION Lecture 15 Tai-Chang Chen University of Washington EE-527 M4 MASK SET: NPN BJT C (sub) E B A E = 40 µm x 40 µm 1 EE-527 M4 MASK SET: MOS C-V TEST CAPACITORS W = 10 µm L = 10 µm

More information

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW

More information

Temperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes

Temperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes 7/1/010 EE80 Solar Cells Todd J. Kaiser Flow of Wafer in Fabrication Lecture 0 Microfabrication A combination of Applied Chemistry, Physics and ptics Thermal Processes Diffusion & xidation Photolithograpy

More information

UV15: For Fabrication of Polymer Optical Waveguides

UV15: For Fabrication of Polymer Optical Waveguides CASE STUDY UV15: For Fabrication of Polymer Optical Waveguides Master Bond Inc. 154 Hobart Street, Hackensack, NJ 07601 USA Phone +1.201.343.8983 Fax +1.201.343.2132 main@masterbond.com CASE STUDY UV15:

More information

Major Fabrication Steps in MOS Process Flow

Major Fabrication Steps in MOS Process Flow Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide Silicon substrate Oxidation (Field oxide) Photoresist Coating Mask-Wafer Alignment

More information

Microelectronic Device Instructional Laboratory. Table of Contents

Microelectronic Device Instructional Laboratory. Table of Contents Introduction Process Overview Microelectronic Device Instructional Laboratory Introduction Description Flowchart MOSFET Development Process Description Process Steps Cleaning Solvent Cleaning Photo Lithography

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process. Data Package

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process. Data Package AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package AZ BARLi II Coating Material Features, Process, and Performance AZ s bottom antireflective coating material,

More information

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior

More information

Czochralski Crystal Growth

Czochralski Crystal Growth Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling

More information

Fabrication Technology

Fabrication Technology Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski

More information

micro resist technology

micro resist technology Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 2400 ma-n 2400 is a negative tone photoresist series designed for the use in micro- and nanoelectronics. The resists are available

More information

EELE408 Photovoltaics Lecture 02: Silicon Processing

EELE408 Photovoltaics Lecture 02: Silicon Processing EELE408 Photovoltaics Lecture 0: licon Processing Dr. Todd J. Kaiser tjkaiser@ece.montana.edu Department of Electrical and Computer Engineering Montana State University - Bozeman The Fabrication Process

More information

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009 Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology

More information

MCC. NANO PMMA and Copolymer

MCC. NANO PMMA and Copolymer MCC PRODUCT ATTRIBUTES NANO and Submicron linewidth control (polymethyl methacrylate) is a versatile polymeric material that is well suited Sub 0.1µm imaging for many imaging and non-imaging microelectronic

More information

Silicon Manufacturing

Silicon Manufacturing Silicon Manufacturing Group Members Young Soon Song Nghia Nguyen Kei Wong Eyad Fanous Hanna Kim Steven Hsu th Fundamental Processing Steps 1.Silicon Manufacturing a) Czochralski method. b) Wafer Manufacturing

More information

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

4. Thermal Oxidation. a) Equipment Atmospheric Furnace 4. Thermal Oxidation a) Equipment Atmospheric Furnace Oxidation requires precise control of: temperature, T ambient gas, G time spent at any given T & G, t Vito Logiudice 34 4. Thermal Oxidation b) Mechanism

More information

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance Ch. 5: p-n Junction Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance of functions such as rectification,

More information

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process

More information

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon

More information

EE 330 Lecture 9. IC Fabrication Technology Part 2

EE 330 Lecture 9. IC Fabrication Technology Part 2 EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this

More information

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package The information contained herein is, as far as we are aware, true and accurate. However, no representations

More information

The Physical Structure (NMOS)

The Physical Structure (NMOS) The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication

More information

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative

More information

Advanced Polymers And Resists For Nanoimprint Lithography

Advanced Polymers And Resists For Nanoimprint Lithography Q U A L I T Y A S S U R A N C E MICROSYSTEMS & NANOSYSTEMS SPECIAL REPORT Advanced Polymers And Resists For Nanoimprint Lithography Numerous polymer systems specifically designed for nanoimprint lithography

More information

Schematic creation of MOS field effect transistor.

Schematic creation of MOS field effect transistor. Schematic creation of MOS field effect transistor. Gate electrode Drain electrode Source electrode Gate oxide Gate length Page 1 Step 0 The positively doped silicon wafer is first coated with an insulating

More information

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make

More information

Chapter 3 CMOS processing technology

Chapter 3 CMOS processing technology Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),

More information

Understanding. Brewer Science

Understanding. Brewer Science Understanding ARC Products General ARC Presentation: Slide #1 Overview Anti-reflective coating introduction Types of anti-reflective coating Advantages to anti-reflective coatings Advantages to bottom

More information

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation

More information

Chapter 2 Manufacturing Process

Chapter 2 Manufacturing Process Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS

More information

More on VLSI Fabrication Technologies. Emanuele Baravelli

More on VLSI Fabrication Technologies. Emanuele Baravelli More on VLSI Fabrication Technologies Emanuele Baravelli Some more details on: 1. VLSI meaning 2. p-si epitaxial layer 3. Lithography 4. Metallization 5. Process timings What does VLSI mean, by the way?

More information

Semiconductor Technology

Semiconductor Technology Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................

More information

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis Supporting Information: Model Based Design of a Microfluidic Mixer Driven by Induced Charge Electroosmosis Cindy K. Harnett, Yehya M. Senousy, Katherine A. Dunphy-Guzman #, Jeremy Templeton * and Michael

More information

Processing guidelines. Negative Tone Photoresist Series ma-n 2400

Processing guidelines. Negative Tone Photoresist Series ma-n 2400 Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 2400 ma-n 2400 is a negative tone photoresist series designed for the use in micro- and nanoelectronics. The resists are available

More information

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials Introduction to Micro/Nano Fabrication Techniques Date: 2015/05/22 Dr. Yi-Chung Tung Fabrication of Nanomaterials Top-Down Approach Begin with bulk materials that are reduced into nanoscale materials Ex:

More information

Processing guidelines

Processing guidelines Processing guidelines mr-uvcur21 series UV-curable Polymer for UV-based Nanoimprint Lithography Characteristics mr-uvcur21 is a liquid UV-curable polymer system with low viscosity and high curing rate

More information

Processing guidelines. Negative Tone Photoresists mr-ebl 6000

Processing guidelines. Negative Tone Photoresists mr-ebl 6000 Characteristics Processing guidelines Negative Tone Photoresists mr-ebl 6000 mr-ebl 6000 is a chemically amplified negative tone photoresist for the use in micro- and nanoelectronics. - Electron beam sensitive

More information

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication

More information

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts) 6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term 2007 By Brian Taff (Adapted from work by Feras Eid) Solution to Problem Set 2 (16 pts) Issued: Lecture 4 Due: Lecture

More information

Chemical Vapor Deposition

Chemical Vapor Deposition Chemical Vapor Deposition ESS4810 Lecture Fall 2010 Introduction Chemical vapor deposition (CVD) forms thin films on the surface of a substrate by thermal decomposition and/or reaction of gas compounds

More information

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type

More information

Lab #2 Wafer Cleaning (RCA cleaning)

Lab #2 Wafer Cleaning (RCA cleaning) Lab #2 Wafer Cleaning (RCA cleaning) RCA Cleaning System Used: Wet Bench 1, Bay1, Nanofabrication Center Chemicals Used: H 2 O : NH 4 OH : H 2 O 2 (5 : 1 : 1) H 2 O : HF (10 : 1) H 2 O : HCl : H 2 O 2

More information

Basic&Laboratory& Materials&Science&and&Engineering& Micro&Electromechanical&Systems&& (MEMS)&

Basic&Laboratory& Materials&Science&and&Engineering& Micro&Electromechanical&Systems&& (MEMS)& Basic&Laboratory& Materials&Science&and&Engineering& Micro&Electromechanical&Systems&& (MEMS)& M105& As of: 27.10.2011 1 Introduction... 2 2 Materials used in MEMS fabrication... 2 3 MEMS fabrication processes...

More information

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing ME 189 Microsystems Design and Manufacture Chapter 9 Micromanufacturing This chapter will offer an overview of the application of the various fabrication techniques described in Chapter 8 in the manufacturing

More information

Lecture 1A: Manufacturing& Layout

Lecture 1A: Manufacturing& Layout Introduction to CMOS VLSI Design Lecture 1A: Manufacturing& Layout David Harris Harvey Mudd College Spring 2004 Steven Levitan Fall 2008 1 The Manufacturing Process For a great tour through the IC manufacturing

More information

4/10/2012. Introduction to Microfabrication. Fabrication

4/10/2012. Introduction to Microfabrication. Fabrication Introduction to Microfabrication Fabrication 1 MEMS Fabrication Flow Basic Process Flow in Micromachining Nadim Maluf, An introduction to Microelectromechanical Systems Engineering 2 Thin Film Deposition

More information

9-11 April 2008 Micro-electroforming Metallic Bipolar Electrodes for Mini-DMFC Stacks

9-11 April 2008 Micro-electroforming Metallic Bipolar Electrodes for Mini-DMFC Stacks 9-11 April 8 Micro-electroforming Metallic Bipolar Electrodes for Mini-DMFC Stacks R. F. Shyu 1, H. Yang, J.-H. Lee 1 Department of Mechanical Manufacturing Engineering, National Formosa University, Yunlin,

More information

EUV optics lifetime Radiation damage, contamination, and oxidation

EUV optics lifetime Radiation damage, contamination, and oxidation EUV optics lifetime Radiation damage, contamination, and oxidation M. van Kampen ASML Research 10-11-2016 Preamble Slide 2 ASML builds lithography scanners High-resolution photocopiers Copies mask pattern

More information

FABRICATION of MOSFETs

FABRICATION of MOSFETs FABRICATION of MOSFETs CMOS fabrication sequence -p-type silicon substrate wafer -creation of n-well regions for pmos transistors, -impurity implantation into the substrate. -thick oxide is grown in the

More information

Lecture #18 Fabrication OUTLINE

Lecture #18 Fabrication OUTLINE Transistors on a Chip Lecture #18 Fabrication OUTLINE IC Fabrication Technology Introduction the task at hand Doping Oxidation Thin-film deposition Lithography Etch Lithography trends Plasma processing

More information

Lithography Tool Package

Lithography Tool Package 4. Development Thomas Anhøj and Tine Greibe Outline 1. Introduction Process steps in UV lithography 2. Spin coating Resist composition Pre-treatment Principle Softbake Spin curve 3. Exposure Hardware Process

More information

Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices

Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices Hitachi Review Vol. 65 (2016), No. 7 233 Featured Articles Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices Ion-beam-based Photomask Defect Repair

More information

Thermal Nanoimprinting Basics

Thermal Nanoimprinting Basics Thermal Nanoimprinting Basics Nanoimprinting is a way to replicate nanoscale features on one surface into another, like stamping copies are made by traditional fabrication techniques (optical/ebeam lith)

More information

ASAHI KASEI EMD DFR SUNFORT TM

ASAHI KASEI EMD DFR SUNFORT TM Technical Data Printed Circuit Materials ASAHI KASEI EMD DFR SUNFORT TM AQ-209A (FULLY AQUEOUS PROCESSIBLE DRY FILM PHOTO RESIST) BASIC PROPERTIES AND PROCESS RECOMMENDATION ASAHI KASEI EMD CORPORATION

More information

Chapter 2 MOS Fabrication Technology

Chapter 2 MOS Fabrication Technology Chapter 2 MOS Fabrication Technology Abstract This chapter is concerned with the fabrication of metal oxide semiconductor (MOS) technology. Various processes such as wafer fabrication, oxidation, mask

More information

In-situ Metrology for Deep Ultraviolet Lithography Process Control

In-situ Metrology for Deep Ultraviolet Lithography Process Control In-situ Metrology for Deep Ultraviolet Lithography Process Control Nickhil Jakatdar 1, Xinhui Niu, John Musacchio, Costas J. Spanos Dept. of Electrical Engineering and Computer Sciences, University of

More information

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to Supporting Information: Substrate preparation and SLG growth: All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to aid in visual inspection of the graphene samples. Prior

More information

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY

CHAPTER - 4 CMOS PROCESSING TECHNOLOGY CHAPTER - 4 CMOS PROCESSING TECHNOLOGY Samir kamal Spring 2018 4.1 CHAPTER OBJECTIVES 1. Introduce the CMOS designer to the technology that is responsible for the semiconductor devices that might be designed

More information

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies

More information

UV5 POSITIVE DUV PHOTORESIST For DUV Applications

UV5 POSITIVE DUV PHOTORESIST For DUV Applications UV5 POSITIVE DUV PHOTORESIST For DUV Applications DESCRIPTION UV5 positive DUV photo resist has been optimized to provide vertical profile imaging of isolated and semidense features for device production

More information

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography

More information

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection

More information

Technical Data Sheet Technisches Datenblatt

Technical Data Sheet Technisches Datenblatt AZ ECI 3000 Photoresist Universal i-line/crossover Photoresist Series GENERAL INFORMATION AZ ECI 3000 photoresist series are a family of fast positive resists with high resolution capabilities (0.4 µm

More information

Journal of Advanced Mechanical Design, Systems, and Manufacturing

Journal of Advanced Mechanical Design, Systems, and Manufacturing Fabrication of the X-Ray Mask using the Silicon Dry Etching * Hiroshi TSUJII**, Kazuma SHIMADA**, Makoto TANAKA**, Wataru YASHIRO***, Daiji NODA** and Tadashi HATTORI** **Laboratory of Advanced Science

More information

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2000 Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2000.5, SU-8 2002, SU-8 2005, SU-8 2007, SU-8 2010 and SU-8 2015 SU-8 2000 is a high contrast, epoxy based photoresist designed

More information

MEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts

MEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts MEMS Fabrication Beyond Integrated Circuits MEMS Basic Concepts Uses integrated circuit fabrication techniques to make mechanical as well as electrical components on a single chip. Small size 1µm 1mm Typically

More information

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński 3. Photolithography, patterning and doping techniques KNU Seminar Course 2015 Robert Mroczyński Critical technology processes Photolithography The aim of this process is to transfer (in the most accurate

More information

Process Flow in Cross Sections

Process Flow in Cross Sections Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat

More information

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon April 2009 A Deep Silicon RIE Primer 1.0) Etching: Silicon does not naturally etch anisotropically in fluorine based chemistries. Si

More information

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2000 Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2100 and SU-8 2150 www.microchem.com SU-8 2000 is a high contrast, epoxy based photoresist designed for micromachining and

More information

3. Overview of Microfabrication Techniques

3. Overview of Microfabrication Techniques 3. Overview of Microfabrication Techniques The Si revolution First Transistor Bell Labs (1947) Si integrated circuits Texas Instruments (~1960) Modern ICs More? Check out: http://www.pbs.org/transistor/background1/events/miraclemo.html

More information

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion EE 330 Lecture 8 IC Fabrication Technology Part II?? - Masking - Photolithography - Deposition - Etching - Diffusion Review from Last Time Technology Files Provide Information About Process Process Flow

More information

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The

More information

DuPont MX5000 Series

DuPont MX5000 Series DuPont MX5000 Series DATA SHEET & PROCESSING INFORMATION High Performance Multi-Purpose Polymer Film for MEMS Applications PRODUCT FEATURES/ APPLICATIONS Negative working, aqueous processable dry film

More information

Direct Analysis of Photoresist by ICP-MS. Featuring the Agilent Technologies 7500s ICP-MS

Direct Analysis of Photoresist by ICP-MS. Featuring the Agilent Technologies 7500s ICP-MS Direct Analysis of Photoresist by ICP-MS Featuring the Agilent Technologies 7500s ICP-MS 1 Presentation Outline How is photoresist used? Analytical challenges Instrumentation developments Analytical approach

More information

Microfabrication of Integrated Circuits

Microfabrication of Integrated Circuits Microfabrication of Integrated Circuits OUTLINE History Basic Processes Implant; Oxidation; Photolithography; Masks Layout and Process Flow Device Cross Section Evolution Lecture 38, 12/05/05 Reading This

More information

Simultaneous Reflection and Transmission Measurements of Scandium Oxide Thin Films in the Extreme Ultraviolet

Simultaneous Reflection and Transmission Measurements of Scandium Oxide Thin Films in the Extreme Ultraviolet Simultaneous Reflection and Transmission Measurements of Scandium Oxide Thin Films in the Extreme Ultraviolet Introduction Guillermo Acosta, Dr. David Allred, Dr, Steven Turley Brigham Young University

More information

conductor - gate insulator source gate n substrate conductor - gate insulator gate substrate n open switch closed switch however: closed however:

conductor - gate insulator source gate n substrate conductor - gate insulator gate substrate n open switch closed switch however: closed however: MOS Transistors Readings: Chapter 1 N-type drain conductor - gate insulator source gate drain source n p n substrate P-type drain conductor - gate insulator source drain gate source p p substrate n 42

More information

Complexity of IC Metallization. Early 21 st Century IC Technology

Complexity of IC Metallization. Early 21 st Century IC Technology EECS 42 Introduction to Digital Electronics Lecture # 25 Microfabrication Handout of This Lecture. Today: how are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other

More information

9/4/2008 GMU, ECE 680 Physical VLSI Design

9/4/2008 GMU, ECE 680 Physical VLSI Design ECE680: Physical VLSI Design Chapter II CMOS Manufacturing Process 1 Dual-Well Trench-Isolated CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 p-well poly n-well SiO 2 n+ p-epi p+ p+ 2 Schematic Layout

More information

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2000 Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2025, SU-8 2035, SU-8 2050 and SU-8 2075 SU-8 2000 is a high contrast, epoxy based photoresist designed for micromachining

More information

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference between 2 materials Need strong selectivity from masking

More information