High Layer Count PCB. Technology Trends in KOREA ISUPETASYS

Size: px
Start display at page:

Download "High Layer Count PCB. Technology Trends in KOREA ISUPETASYS"

Transcription

1 High Layer Count PCB Technology Trends in KOREA April, Sang Soo LEE ISUPETASYS

2 Contents 2 Definition of High Layer Count PCB Core Technology Trends High Layer Count PCB Technology Drivers Interconnection Reliability

3 Next Page 3 Definition of High Layer Count PCB Core Technology Trends High Layer Count PCB Technology Drivers Interconnection Reliability

4 1. Definition of High Layer Count PCB 4 High Layer Count PCB With the popularization of the Internet, wireless data system and mobile communication, High layer count PCB is required to transmit data rapidly and fulfill the need to process data with high speed Application Line Card, Backplane for Communication Network High-End Router, Server, Storage Workstation, Super Computer. General Specification Layer Count : +18L Thickness : <100mil, Aspect ratio : over12:1 Trace Width/Space : 0.075mm/0.075mm Surface Finish : L/F OSP,ENIG, Electrolytic Ni/Gold, Silver, Tin, L/F HASL Impedance : Single ended/differential Base Material : High Tg FR-4,Low/Ultra Dk/Df & Lead free

5 2. Market Characteristics & Trends 5 Market Characteristics Relatively conservative purchasing than consumer product PCB Prefer to highly experienced PCB supplier Listing on the OEM Vendor List EMS has no independent authority to select PCB supplier Without almost perfect internal QA sys, Higher Claim charge (Ave USD $4~5,000/pcs) No merit at all, without almost perfect inner layer process yield rate (see the below) 11 of 12 = 91.6% yield, 3~4 cores 0%, 8 + cores

6 2. Market Characteristics & Trends 6 Changing Traditional Trends Giant industrial OEM rushing toward ASIAN PCB SHOPS. WHY? router. server. supercomputer. Aero space., etc Conventionally strong U.S/ Europe pcb shops Closed local factories since IT Bubble or transit SHOPS in Southeast Asia. Unlike Asian, reluctant to invest aggressively new manufacturing facilities Brought to long term delivery (8~10 weeks) Asia PCB Suppliers surprisingly playing well doing job with Excellent technology and brand new facility Low PPM level of Defect Delivery responsiveness

7 Next Page 7 Definition of High Layer Count PCB Core Technology Trends High Layer Count PCB Technology Drivers Reliability

8 1. Top Stage- Core technology Trends 8 Industrial technology driver Increasing traffic density across internet, data storage are need for higher volume data throughput The next generation of back planes will require serial data rates of 10Gbps while the emerging. Intermediate back plane products will employ 6.25 Gbps serial data rates. 5/6.25 Gbps => 10Gbps High volume data throughput & High speed signal requiring pcb To design circuit with total signal integrity such as highly accurate impedance control, time delay, signal loss, skin effect, skew etc. System Roadmap Product Technology Router Band Width 10Gbps 20Gbps 40Gbps Serial Data Rate 6.25Gbps 10Gbps 20Gbps Server Clock Speed 2Ghz 2.5Ghz 3.5Ghz

9 2. Middle Stage Core Technology Trends 9 Core technology for High Layer Count PCB Higher Volume data throughput & clock speed put dramatically impact on PCB Design. Manufacturing. Reliability and Environmental issue 1.Routing Density 3.Environment al Regulation Higher Data Rate & Clock Speed 2.SignalInt egrity 4.Interconnectio n Reliability Routing Density - HDI (Blind & Buried Via) - VIP (Via in Pad) - Reduction for Layer Count, Line width High Speed Signal Integrity - Electrical Simulation - Buried Capacitance & Resistance - Material & Design (Ultra Low Dk/Df) Environmental Regulation - Lead Free -ROHS Interconnection Reliability -IST - CAF

10 Next Page 10 Definition of High Layer Count PCB Core Technology Trends High Layer Count PCB Technology Drivers Reliability

11 1. High Layer Count PCB Technology Drivers 1 11 Core driver 1. Material What is a market s needs for material? Guaranteed same electrical performance (Dk/Df) with lead free compatible material. Guaranteed thermal reliability after lead free assembly. Supply a low cost lead free compatible material. Market s Needs Low Cost

12 1. High Layer Count PCB Technology Drivers 1 12 Tier 3~5 laminates are gaining an increasing share of the market for high-speed applications (Low Dk / Low Df) Source by IPC

13 1. High Layer Count PCB Technology Drivers 1 13 What is a difference? Should use a lead free alloys instead of Sn/Pb alloys. SAC Solder need more higher reflow temperatures. Up to 20 C higher Reflow Type Solder Type Solder Melting Point Peak Reflow Temperature Sn/Pb Reflow Eutectic Solder ~240 Lead-Free Reflow SAC (96.5Sn/3.0Ag/0.5Cu) Solder ~ JEDEC Profile (J-STD-020C) Upper line: Lead free Reflow Lower line: Sn/Pb Reflow

14 1. High Layer Count PCB Technology Drivers 1 14 What we are considering Comparison of thermal properties for laminate Test Items Dicy Cured 170 Non-Dicy Cured 170 Low Dk/Df 200 Test Vehicle Laminate (Double Side) Laminate (Double Side) Laminate (Double Side) CTE 3.7% 3.0% 3.5% TMA (Tg) TGA (Td) T260 4min ~ 8min Over 60min Over 30min T288 2min Over 10min Over 10min

15 1. High Layer Count PCB Technology Drivers ) Comparison of thermal properties for 16L Board Test Items Dicy Cured 170 Non-Dicy Cured 170 Low Dk/Df 200 Layer Count 16L 16L 16L Overall Thickness 2.38mm (9.4mil) 2.38mm (9.4mil) 2.38mm (9.4mil) CTE BGA Area 3.31% 3.52% 2.88% TMA Tg BGA Area T260-Clad 3.5 min Over 20 min Over 20 min T288-Clad 0 min 3.58 min 1.63 min 2) Comparison of thermal properties for 28L Board Test Items Dicy Cured170 Non-Dicy Cured 170 Low Dk/Df 200 Layer Count 28L 28L 28L Overall Thickness 3.0mm (118mil) 3.0mm(118mil) 3.0mm(118mil) CTE BGA Area 3.83% 3.65% 3.35% TMATg BGA Area TGA (Td) T260-Clad 3.2 min Over 20 min min T288-Clad 0 min 2.2 min 0 min Lead-Free Reflow 5X Fail Pass Fail

16 1. High Layer Count PCB Technology Drivers 1 16 What we are considering Lead Free Reflow Test Lead free reflow test is necessary to confirm the evaluation result. You can find de-lamination in black spot area. Dicy Cured 170 C Non-dicy cured 170 C Low Dk/Df 200 C X-Section Dicy Cured 170 C X-Section Low Dk/Df 200 C Evaluation report shows a little bit difference between raw material and PCBs Evaluation report shows a little bit difference between raw material and PCBs. Basically, Thermal reliability is affected by board design (Layer Count,Thickness)

17 1. High Layer Count PCB Technology Drivers 2 17 Core driver 2. Routing Density 2-1. Routing Density : Finer line width & Layer Count increasing Required : Layer counts 18~22L 24~30L / Line width 5mil 4mil 3mil Key Point 1. (layer count increasing) Handle thin Coreless 100um in process Registration Control High Aspect Ratio of plating Key Point 2. Finer line width Signal line width tolerance ±10% ±7% Signal line width 3/3 mil will cause drastic Yield drop Road Map Internal Lines & Spaces External Lines & Spaces / 4 mil 3/3mil 3.5/4 mil BGA Ball Pitch (Goal) 1.0mm 3 lines 0.8mm 2 lines

18 1. High Layer Count PCB Technology Drivers Routing Density : Drill to Metal Required : Ball Pitch of BGA & CCGA are smaller design as 0.4 & 0.5mm from 0.8 &1.0mm pitch Required : Routing Density is higher h between pad to pad What is Drill to Metal? Spacing between drill edge to around signal trace Spacing between drill edge to around Anti-pad edge Key Point Using Smallest Drill size as 6~10mil Keep upgrade Registration Capability Prepreg Pattern ThinCore Prepreg Drill Signal D2M Signal D2M Annular ring + Spacing 9mil 8mil 7mil Plane D2M Anti pad Size 26mil 24mil 22mil 7mil 6mil mil 20mil Plane Anti pad D2M

19 2. High Layer Count PCB Technology Drivers Routing Density : HDI Required : HDI design is required for Line Card to reduce Layer count Layer Count : 14~26 Board Thickness : 2.0~2.8t Micro Via : 127um, 200um Type : 1-2/2-3 Staggered via, 1-3 Skip via Min. Via : 200um Prepreg used for Micro Via holes Staggered Via (1~3L) Buried Via Core (13~14L) Buried Via Hole (2~25L) Key Point Registration within 3mil - PEP, Registration Validation Coupon Plated inner layer yield control Control copper thickness on plated signal layers Laser drilling - Remove smear with normal prepreg Standard glass Spread glass The fixed energy can not Exactly fit the poor area (arrow1) & the glass rich area (arrow2) at the same time

20 2. High Layer Count PCB Technology Drivers Routing Density : Via in Pad What is VIP? VIP stands for Via In pad and its structure has plugged with via epoxy and topside is capped with plating It was used to increase routing density and attach the Smaller components <BGA Area> Merits Provides a flat coplanar surface Make routing easier and more traces on PCB Increase component density Potential EMI. SI benefits Help thermal management Al lower cost t& risk of soldering problem <PTH Normal> <VIP>

21 2. High Layer Count PCB Technology Drivers Routing Density : Via in Pad Application : Surface mounting BGA pad Smallest BGA & CCGA design Layer Count : 14~28 Board Thickness : 2.0~3.2t 2t Type : Plugging for Plated and External MicroVia Min. Via : 200um FHS A/R :15:1 Key Point Pull the wire vertically by using a 50kg load at 10 cm / minute Until the pad is peeled off and record the load percentage. Average force of 250 Newtons/Sq.cm [~360 Pounds-force/Sq] S/N1,Condor Magnification S/N1,Condor #4 S/N2,Condor Magnification

22 2. High Layer Count PCB Technology Drivers Routing Density : Via In pad Via Plugging -Criterion Failure Mode Air pocket in MVH Non filling in PTH Dimple Planarization Specification Air Pocket Dimple Note Specification Under 5% (Via Hole Dimension) Under 50um Normal None None Stric (Mil/Areo) Higher Aspect ratio but more strict criterion

23 2. High Layer Count PCB Technology Drivers Routing Density : Via In pad (Paste- Low CTE, High Peel Strength) A B C D V Type Viscosity Pa s/ Shelf Life 10 90days 90days 60days 90days 5 Tg (TMA) CTE β1 ppm/ Β2 ppm/ MPa Rate of moisture absorption (DMA) Absorptance JISC6481 % Dill Size Avg µm 4~5 2~3 2~3 3 Max Pan-Cake % UL 94V-0 94V-0 94V-0 94V-0 Peel Strength g/cm Curing Condition min (PCB) (FCPKG)

24 3. High Layer Count PCB Technology Drivers 3 24 Core driver 3. High Aspect Ratio Plating in Acid Copper 3-1. High Aspect Ratio Trend & Plating Core driver Trends : Aspect ratio(dhs) which are Conventional boards will be increased about 13:1 in near term. Request : Increasing Layer counts and Routing Density, It is caused for plating capability to enhances high 21:1 18:1 15:1 12:1 9:1 6:1 3: ~ ~ ~ ~ :1 Aspect ratio Board Reliability. 11:1 12:1 13:1 2006~ ~ ~ ~2016 IPC International Technologies Roadmap 2006~2007 State of arts boards may have more high aspect ratio (18:1~24:1) - Use RPP and optimize a RPP parameter for thick Plating copper thickness - Consider a material property for preventing plating void (Activation energy are different among raw materials) - Check the metal ion concentration in the plating Tank for better copper property - Consider full build electroless copper plating. It is easy to control plating rate.

25 3. High Layer Count PCB Technology Drivers Desmear Trends : The low Dk/Df Material construction challenge and the fluidity challenge of high aspect ratio hole - To improve a Signal integrity, generally use low Dk/Df Material - High Aspect ratio drop the fluidity. Request : Because of low Dk/Df Material use and high aspect ratio, Desmear process must be setup for new material. - Consider plasma machine for de-smear, because gas fluidity is better than liquid and Have a better etch rate (Positive etch back). Positive Etch Back 0.24mil - Keep Improve a swelling process for getting a more etch rate and roughness on hole wall - Consider new basket design for better fluidity

26 3. High Layer Count PCB Technology Drivers Desmear Trends : As required lead free conditions, a raw material of low Dk/Df need a stronger for heat. Based on this requirements of market, low Dk/Df material added a filler construction ction in resin.

27 3. High Layer Count PCB Technology Drivers Pulse Plating MVH, PTH Cu plating Capability Test Panel Spec. -Nelco SI -Layer Count: 28L -Board Thick.:196mil -DHS:10.8mil -MVH:8mil -DHS A/R:17.8:1 Cu plating thickness in PTH (DHS 10.8mil) <Target:1.1mil, min.avg.1.0mil, min:0.8mil> Min:1.02mil, Max:1.32mil, Avg:1.14mil Cu plating thickness in MVH (size:8mil) il) Min:1.46mil, Max:1.78mil, Avg:1.57mil Reliability Thermal Stress (3X,6X) Item Delamination Wicking(mil) Hole Roughness(mil) Nail Head(%) Smear Resin Recession(%) Pull away Copper Crack 3X PTH 3X MVH 6X PTH 6X MVH None None None None % % - None None None None 3.4% - 4.7% - None None None None None None None None

28 4. High Layer Count PCB Technology Drivers 4 28 Core driver 4. Signal Integrity 4-1. Ultra Low Dk/Df Required : Low Dk/Df material used for High Speed board Signal Attenuation 1Gbps 5Gbps 10Gbps 20Gbps FR-4 Mid Low loss: Ultra Low loss < Nelco N Isola FR406 Panasonic R-1766 Nelco N Isola FR408HR Panasonic Megtron4 Nelco N SI Isola IS620/IS640 Panasonic Megtron6 - Still cost adder - Well defined hole wall process condition for higher Tg/Td mat l - Higher data rate/faster t rise time /Longer lines of large back planes - Propagation delay. Skin effect. P or S parameter also should be taken into consideration

29 4. High Layer Count PCB Technology Drivers 4 Confidential Fiber weave effect (Special Glass weave) Required : Traditional Glass weave caused Dk/Df variation instability for a pair transmission on spread out of glass weave. Normal type Non treatment # 1080 Highly spread out Treatment #1078 Key Point Using the high h density of special glass weave Make Dk/Df variation instability. Thickness is thinner because of yarn is spread out The gap is smaller than normal type #106, #1080 => #1067,1078

30 4. High Layer Count PCB Technology Drivers 4 Confidential Back Drilling Required : Capacity launches can act as low-pass filter, the effect of which is top rohibit the transmission of high frequencies (Stub Effect) The capacitance and the stub are both reduced Stub Length MNC: Must Not-Cut Layer Key Point Only incremental improvements on the PCB for Signal speed increasing Yield and quality control for single & multiple depth Depth tolerance is changed from ±254um to ±127um Back drilling positioning Depth tolerance is changed from ±254um to ±127um 1~4L 4~26L Back-Drill : Multiple Depth 4~26L Source: Worldwide High-speed Electronics Tech.& Market Trends For the Years 06~16 Short NG: Drill Position error

31 4. High Layer Count PCB Technology Drivers 4 Confidential Effect of Back Drilling

32 4. High Layer Count PCB Technology Drivers Buried Capacitance Required : ultra thin core thickness 50um 24um 12um Process : Hi Pot Test : No failure on I/L cores and finished i boards Key Point How to handle while proceed thinner core between inner to press process Control Hi-pot test t conditions Registration lestvi BC 24um Smal a Large Hole Acid Rinse only (Reverse Treated Foil) Incoming Inspection I/L Prep Max. Delay time is 24hr Dry Film Lamination Ultra Flex DES line (1mil Core Compatible line) Imaging with UV Exp. Post Etch Puncher AOI Hi Pot Test For Inner-layer Boards Horizontal Oxide Lamination & Electrical Test Customer Condition Ultra Flex line (1mil Core Compatible line) DES Line (Cupric Acid) Hi Pot Test For Finished Boards Customer Condition

33 4. High Layer Count PCB Technology Drivers Signal Integrity Simulation Required : Frequency increasing rapidly, problems of reflection, crosstalk, Power and Ground noise are required signal integrity simulation to reduce time and failure cost Signal impedance matching / Critical Net Return Loss Analysis S parameter Via Hole Return Attenuation Optimized Design for Plating thickness improvement 4-6. Electrical Performance Measurement Required : Real SI testing is one of the Hot Issue! Particularly signal loss value at real circuit board Panel edge placed coupon testing is not fully enough Trace Impedance Insertion Loss S21 / Return Loss S11 Conductor Loss db/ Dielectric Loss in db Propagation velocity & Delay/ SPICE Model (RLGC) Crosstalk, Jitter, Eye-Diagram/ Current Distribution Key Point Port1 Port2 Higher accurate single & differential impedance To reduce time and failure cost - Noise of Crosstalk, Reflection, Power/Ground - EMI Issue / Skew control matters - Group Delay / Jitter control S-parameter in frequency domain

34 Next Page 34 Definition of High Layer Count PCB Core Technology Trends High Layer Count PCB Technology Drivers Interconnection Reliability

35 5. High Layer Count PCB Technology Drivers 5 35 Coredriver 5. Interconnection Reliability Interconnection Reliability Required: Highest Interconnection Reliability Concern: Conventional Reliability Test Method has long term and Random selection to verify 5-1. Conventional Thermal stress & Cycling Key Point Conventional Reliability Test Method has long term and Random selection to verify - Thermal Stress - Thermal Shock Needs: Want to guarantee Long term Reliability Conventional Reliability Test Method are changed by electrical test method in easy & high reliability such as - IST - CAF

36 5. High Layer Count PCB Technology Drivers IST IST : Interconnect Stress Test Monitoring variation of resistance value Inside hole wall in real time Barrel Crack ICD s

37 5. High Layer Count PCB Technology Drivers CAF 5-5. C-SAM CAF : Conductive Anodic Filament Monitoring variation of resistance value in real time ( hole to hole, hole to trace, trace to trace, layer to layer) C-SAM : C-mode Scanning Acoustic Microscope Non destructive Internal Inspection for Detecting De-lamination Possible CAF growth Observed between Hole to Trace.

38 Conclusion 38 Future Challenges High speed serial link electrical packaging challenges due to Increasing data rates Special Impedance Connectors(±7% ~ ±5%) ) Back drilling of vias at the PTH connectors will be challenge Common mode noise due to phase skew between differential pairs and Connectors Predict Fiber weave effect in simulation Simulate Resin content effect Low loss material Vs. Crosstalk Vs. reflection

39 39

Low CTE / High Tg FR-4 with High Heat Resistance

Low CTE / High Tg FR-4 with High Heat Resistance Low CTE / High Tg FR-4 with High Heat Resistance Laminate: EM-827 Prepreg: EM-827B 1 Features Tg(DSC) > 170 Z direction CTE < 3.0% (50~260 ) High thermal degradation temperature: Td > 340 Excellent thermal

More information

ThunderClad 2. TU-883 HF Very Low Loss Material. Laminates & Prepregs Mass Lamination Service Insulated Metal Substrate Materials

ThunderClad 2. TU-883 HF Very Low Loss Material. Laminates & Prepregs Mass Lamination Service Insulated Metal Substrate Materials ThunderClad 2 TU-883 HF Very Low Loss Material Laminates & Prepregs Mass Lamination Service Insulated Metal Substrate Materials TUC Product Roadmap 2 ULVP VLP HCF Ultra Low Void Prepreg Very Low Profile

More information

Interconnection Reliability of HDI Printed Wiring Boards

Interconnection Reliability of HDI Printed Wiring Boards Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Interconnection Reliability of HDI Printed Wiring Boards Tatsuo Suzuki Nec Toppan Circuit Solutions,

More information

GRAPHIC MANUFACTURING CAPABILITY Q217-18

GRAPHIC MANUFACTURING CAPABILITY Q217-18 All features are design dependent and may not be achievable in combination Reduced Yield / Special values up ( or down ) to the standard limit are design and application dependent Standard features only

More information

Lead Free Assembly: A Practical Tool For Laminate Materials Selection

Lead Free Assembly: A Practical Tool For Laminate Materials Selection Lead Free Assembly: A Practical Tool For Laminate Materials Selection Erik J. Bergum David Humby Isola Abstract: The impending European RoHS legislation, restricting the use of lead containing solders,

More information

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang Definition of ICD ICDs are any defect that occurs adjacent to the innerlayer

More information

Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware

Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware November 19, 2009 M.Kelly, P.Eng, MBA Senior Engineer, ECAT Interconnect Technology Lead-Free Server Development Core Team

More information

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS

More information

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the

More information

MATERIALS. September Construction Profiles and Material Decomposition p.18. Improved Thin-Film Resistor Material p.24

MATERIALS. September Construction Profiles and Material Decomposition p.18. Improved Thin-Film Resistor Material p.24 September 2013 Construction Profiles and Material Decomposition p.18 MATERIALS Improved Thin-Film Resistor Material p.24 High-Frequency Laminates for Hybrid Multilayer PCBs p.30 Material Selection for

More information

Pad Crater Project Definition Stage. Joe Smetana Alcatel-Lucent For Member Meeting 2/9/2011 San Jose, CA

Pad Crater Project Definition Stage. Joe Smetana Alcatel-Lucent For Member Meeting 2/9/2011 San Jose, CA Pad Crater Project Definition Stage Joe Smetana Alcatel-Lucent For Member Meeting 2/9/2011 San Jose, CA The issue(s) Pad Cratering defects are a significant challenge with Pb-free PCB materials and/or

More information

Characterizing the Lead-Free Impact on PCB Pad Craters

Characterizing the Lead-Free Impact on PCB Pad Craters Characterizing the Lead-Free Impact on PCB Pad Craters Brian Roggeman and Wayne Jones Advanced Process Lab Universal Instruments Corp. Binghamton, NY 13902 Abstract Pad cratering in Printed Circuit Boards

More information

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD NCAB Group Seminars PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD NCAB GROUP PCB Production Process Introduction to Multilayer PCBs 2 Introduction to multilayer PCB s What is a multilayer

More information

inemi BFR-Free Free PCB Material Evaluation Project Chair : Stephen Tisdale Intel Corporation SMTAi Presentation August 21, 2008

inemi BFR-Free Free PCB Material Evaluation Project Chair : Stephen Tisdale Intel Corporation SMTAi Presentation August 21, 2008 inemi BFR-Free Free PCB Material Evaluation Project Chair : Stephen Tisdale Intel Corporation SMTAi Presentation August 21, 2008 0 Co-Authors Gary B. Long Intel Corporation Hillsboro, OR Gary.B.Long@Intel.com

More information

Welcome to the Real World of Lead Free Soldering

Welcome to the Real World of Lead Free Soldering Welcome to the Real World of Lead Free Soldering Metallic Resources, Inc. Howard Stevens Nimal Liyanage,, Ph.D Objective: to Provide Education Regarding the Effects of Various Lead Free Soldering Alloys

More information

ESPANEX L Series. Technical data sheet Nishigotanda Shinagawa Tokyo, , Japan TEL FAX

ESPANEX L Series. Technical data sheet Nishigotanda Shinagawa Tokyo, , Japan TEL FAX ESPANEX L Series Technical data sheet This sheet will be changed without any information in advance. The data on this sheet are solely for your reference and are not to be constructed as constituting a

More information

Via Filling: Challenges for the Chemistry in the Plating Process

Via Filling: Challenges for the Chemistry in the Plating Process Via Filling: Challenges for the Chemistry in the Plating Process Mike Palazzola Nina Dambrowsky and Stephen Kenny Atotech Deutschland GmbH, Germany Abstract Copper filling of laser drilled blind micro

More information

UL PCB Recognition what is it & why do you need to know about it

UL PCB Recognition what is it & why do you need to know about it UL PCB Recognition what is it & why do you need to know about it Presented by Emma Hudson NCAB Customer Event March 2015 UL and the UL logo are trademarks of UL LLC 2015 Agenda What is UL and what are

More information

Newsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE

Newsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE Test Services & Failure Analysis Laboratory April 2008 Newsletter INSIDE THIS ISSUE Features Solder Bump Electromigration Failure Solder Joint Failure Criteria External Inspection of PCBs Hollow Fibers

More information

High Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation

High Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation High Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation Specialty high frequency circuit materials have been used in the PCB industry for decades and for many different reasons. There

More information

TECHNICAL DATA SHEET 1 P a g e Revised January 9, 2014

TECHNICAL DATA SHEET 1 P a g e Revised January 9, 2014 1 P age Revised January 9, 2014 TAIYO PSR-4000 CC01SE (UL Name: PSR-4000JV / CA-40JV) LIQUID PHOTOIMAGEABLE CURTAIN COAT SOLDER MASK Curtain Coat Application Aqueous Developing Solder Mask RoHS Compliant

More information

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version

Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Appendices 1. User Commitment Form 2. Supplier Compliance Form Table of contents 1. Background 2.

More information

Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process

Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process PCBs/Overview Printed Circuit Boards (PCB) Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process 29/09/2005 EE6471 (KR) 263 PCBs/Overview

More information

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008 Pb-free Challenges for High Complexity Products inemi Jan 16 th 2008 All Rights Reserved Alcatel-Lucent 2007 Agenda RoHS 101 Typical complex of telecom products (different from consumable) Pb-free Concerns

More information

How to select PCB materials for highfrequency

How to select PCB materials for highfrequency How to select PCB materials for highfrequency apps Find out how to simplify that choice when striving for the best tradeoff between ease of fabrication and best electrical performance. By John Coonrod

More information

NiP Resistor Manufacturing Overview

NiP Resistor Manufacturing Overview 0 NiP Resistor Manufacturing Overview Thin film NiP resistive alloy material is made by electrodepositing of the NiP alloy onto copper foil (RESISTOR-CONDUCTOR MATERIAL) which is then laminated to a dielectric

More information

Flexible PCB Plating Through Hole Considerations, Experiences and Solutions

Flexible PCB Plating Through Hole Considerations, Experiences and Solutions Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Flexible PCB Plating Through Hole Considerations, Experiences and Solutions Neil Patton Atotech

More information

Flex and Rigid-Flex Printed Circuit Design

Flex and Rigid-Flex Printed Circuit Design Flex and Rigid-Flex Printed Circuit Design Old Content - visit altium.com/documentation Modified by on 29-Nov-2016 Related Videos Bending Lines Enhanced Layer Stack Management Layer Stack Regions A rigid-flex

More information

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test Page 1 of 12 N P All BNP Media LINX Search H i 3 w Want to use this article? CLICK HERE for options!

More information

Qualification and Performance Specification for Flexible Printed Boards

Qualification and Performance Specification for Flexible Printed Boards Qualification and Performance Specification for Flexible Printed Boards Developed by the Flexible Circuits Performance Specifications Subcommittee (D-12) of the Flexible Circuits Committee (D-10) of IPC

More information

14. Designing with FineLine BGA Packages

14. Designing with FineLine BGA Packages 14. Designing with FineLine BGA Packages S51014-1.0 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices (PLDs)

More information

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy

More information

IBM Laminate Study Group

IBM Laminate Study Group IBM Laminate Study Group Lead-Free Laminate Robustness Brett Krull, Dept FM2 Nov 18, 2009 Agenda Introductions Laminate Robustness Background Qualification Methods Contributing Factors Past Work on Laminate

More information

Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing

Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing Todd Young Isola Frank Polakovic and Michael Carano Electrochemicals Inc.

More information

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX

c/bach, 2-B Pol. Ind Foinvasa Montcada i Reixac (Barcelona) SPAIN Tel FAX 1- What is 2- How does it work? 3- How do we make it? 4- Applications 5- Processing? WHAT IS? Thick aluminium based substrate, cladded in ED copper foil. Designed for an effective thermal dissipation and

More information

METRIC The documentation and process conversion measures necessary to comply with this revision shall be completed by: 2 December 2017.

METRIC The documentation and process conversion measures necessary to comply with this revision shall be completed by: 2 December 2017. METRIC The documentation and process conversion measures necessary to comply with this revision shall be completed by: 2 December 2017. MIL PRF 31032/2C 2 June 2017 SUPERSEDING MIL PRF 31032/2B w/amendment

More information

ATS Document Cover Page

ATS Document Cover Page 221-008 Item Rev Status: RELEASED printed 9/20/2017 2:27:42 PM by Les Deenin ATS: OPERATIN PROCEDURE ATS Document Cover Page Responsible Department: Supply Chain This copy is uncontrolled unless otherwise

More information

Close supply chain collaboration enables easy implementation of chip embedded power SiP

Close supply chain collaboration enables easy implementation of chip embedded power SiP Close supply chain collaboration enables easy implementation of chip embedded power SiP Gerald Weidinger, R&D Project Leader, AT&S AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13

More information

U.S. EPA-IPC Design for the Environment Printed Wiring Board Project Making Holes Conductive Performance Testing Results

U.S. EPA-IPC Design for the Environment Printed Wiring Board Project Making Holes Conductive Performance Testing Results U.S. EPA-IPC Design for the Environment Printed Wiring Board Project Making Holes Conductive Performance Testing Results Introduction Methods and Materials Discussion Acknowledgments Appendices: 1. Test

More information

Corporate Presentation

Corporate Presentation Corporate Presentation Sales History NA PCB Industry s Peak NA PCB Industry s Trough Company Profile Established 1985 100% Equity Owners / Full-Time Operators 115,000 ft² Facility (15,000 ft² warehouse)

More information

FLEXIBLE & RIGID-FLEX CIRCUITS TECHNICAL ENGINEERING GUIDE. Delivering Quality Since 1952.

FLEXIBLE & RIGID-FLEX CIRCUITS TECHNICAL ENGINEERING GUIDE. Delivering Quality Since 1952. FLEXIBLE & RIGID-FLEX CIRCUITS TECHNICAL ENGINEERING GUIDE Delivering Quality Since 1952. DELIVERING QUALITY SINCE 1952. Epec Engineered Technologies designs and manufactures customized, built-to-print,

More information

Space product assurance

Space product assurance -Q-70-11A EUROPEAN COOPERATION FOR SPACE STANDARDIZATION Space product assurance Procurement of printed circuit boards Secretariat ESA-ESTEC Requirements & Standards Division Noordwijk, The Netherlands

More information

TMS320C6000 BGA Manufacturing Considerations

TMS320C6000 BGA Manufacturing Considerations TMS320C6000 BGA Manufacturing Considerations David Bell C6000 Applications Team Abstract When designing with a high-density BGA package, it is important to be aware of different techniques that aid in

More information

System Level Effects on Solder Joint Reliability

System Level Effects on Solder Joint Reliability System Level Effects on Solder Joint Reliability Maxim Serebreni 2004 2010 Outline Thermo-mechanical Fatigue of solder interconnects Shear and tensile effects on Solder Fatigue Effect of Glass Style on

More information

Fysisk institutt, Universitetet i Oslo Lille Fysiske Auditorium 10. and 17. Mars John Steinar Johnsen Senior Application Engineer PCB

Fysisk institutt, Universitetet i Oslo Lille Fysiske Auditorium 10. and 17. Mars John Steinar Johnsen Senior Application Engineer PCB Fysisk institutt, Universitetet i Oslo Lille Fysiske Auditorium 10. and 17. Mars 2014 John Steinar Johnsen Senior Application Engineer PCB -Printed Circuit Board- www.elmatica.com Program for 10. and 17.

More information

OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES

OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES Fei Peng 1, Ernest Long 1, Jim Watkowski 1, Kesheng Feng 1, Naomi Ando 2, Kazuhiro Inazu 2 1 MacDermid, 227 Freight St,

More information

Process & Capability Manual (Vol )

Process & Capability Manual (Vol ) Process & Capability Manual (Vol. 12-2015) Seite 1 von 13 1 CHAPTER OVERVIEW 1 CHAPTER OVERVIEW... 2 2 MICROCIRTEC A SHORT PROFILE... 3 2.1 WHO WE ARE... 3 2.2 OBJECTIVES & MARKETS... 3 2.3 DECLARATION

More information

Offshore Wind Turbines Power Electronics Design and Reliability Research

Offshore Wind Turbines Power Electronics Design and Reliability Research Offshore Wind Turbines Power Electronics Design and Reliability Research F. P. McCluskey CALCE/Dept. Of Mechanical Engineering University of Maryland, College Park, MD (301) 405-0279 mcclupa@umd.edu 1

More information

RF-43. General Processing Guidelines

RF-43. General Processing Guidelines RF-43 General Processing Guidelines Petersburgh, NY Tel: 800-833-1805 Fax: 518-658-3988 Europe Tel: +353-44-38300 Fax: +353-44-44369 Asia Tel: +82-31-704-1858 Fax: +82-31-704-1857 www.taconic-add.com www.taconic.co.kr

More information

3D Packaging- Synthetic Quartz Substrate and Interposers for High Frequency Applications. Vern Stygar #1, Tim Mobley* 2 # Asahi Glass Corporation

3D Packaging- Synthetic Quartz Substrate and Interposers for High Frequency Applications. Vern Stygar #1, Tim Mobley* 2 # Asahi Glass Corporation 3D Packaging- Synthetic Quartz Substrate and Interposers for High Frequency Applications Vern Stygar #1, Tim Mobley* 2 # Asahi Glass Corporation 4375 Northwest 235 th Avenue, Hillsboro OR USA 97124 1 vstygar@agem.com

More information

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages Introduction AN-5026 Demanding space and weight requirements of personal computing and portable electronic equipment has led to many innovations in IC packaging. Combining the right interface and logic

More information

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be

More information

Alternative Approaches to 3-Dimensional Packaging and Interconnection

Alternative Approaches to 3-Dimensional Packaging and Interconnection Alternative Approaches to 3-Dimensional Packaging and Interconnection Joseph Fjelstad SiliconPipe, Inc. www.sipipe.com IC Packaging a Technology in Transition In the past, IC packaging has been considered

More information

Validated Test Method to Characterize and Quantify Pad Cratering Under Bga Pads on Printed Circuit Boards

Validated Test Method to Characterize and Quantify Pad Cratering Under Bga Pads on Printed Circuit Boards Validated Test Method to Characterize and Quantify Pad Cratering Under Bga Pads on Printed Circuit Boards Mudasir Ahmad, Jennifer Burlingame, Cherif Guirguis Technology and Quality Group Cisco Systems,

More information

BASE MATERIALS Through Assembly

BASE MATERIALS Through Assembly Thermal Analysis of BASE MATERIALS Through Assembly Can current analytical techniques predict and characterize differences in laminate performance prior to exposure to thermal excursions during assembly?

More information

Lead-Free Inspection Methods. Tom Perrett Marketing Manager Soldertec & Keith Bryant European Sales Manager Dage Precision Industries

Lead-Free Inspection Methods. Tom Perrett Marketing Manager Soldertec & Keith Bryant European Sales Manager Dage Precision Industries Lead-Free Inspection Methods Tom Perrett Marketing Manager Soldertec & Keith Bryant European Sales Manager Dage Precision Industries Overview Look at the solder!! ICP 610D Lead detection fluids Microsectioning

More information

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations Embedding Passive and Active Components: PCB Design and Fabrication Process Variations Vern Solberg Solberg Technical Consulting Saratoga, California USA Abstract Embedding components within the PC board

More information

SITV s Stack-ups and Loss. Add a subtitle

SITV s Stack-ups and Loss. Add a subtitle SITV s Stack-ups and Loss Add a subtitle SITV Stack-ups General Signal Integrity TV s are often used to characterize material performance There are a variety of TV s that use differing approaches and measurement

More information

TAIYO THP-100DX1 USA-SP (UL Name: THP-100DX)

TAIYO THP-100DX1 USA-SP (UL Name: THP-100DX) TAIYO THP-100DX1 USA-SP (UL Name: THP-100DX) THP-100DX1 USA-SP after copper plating. THP-100DX1 USA-SP in 1 and 5 kg container. Available in a 1 and 5 kg container One-component Thermally Cured Hole Fill

More information

Rockwell R RF to IF Down Converter

Rockwell R RF to IF Down Converter Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780

More information

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) Content 1. Geometric properties 1.01. Available ceramic types / thicknesses... 03 1.02. thicknesses (standard)... 03 3. Quality

More information

PINGYORK INTERNATIONAL INC. - PCB LAYOUT/PRODUCTION - SMT/DIP/PRODUCT ASSEMBLY PRODUCTION - SAFETY APPROVAL TEST PRESENTATION. Updated June, 2013

PINGYORK INTERNATIONAL INC. - PCB LAYOUT/PRODUCTION - SMT/DIP/PRODUCT ASSEMBLY PRODUCTION - SAFETY APPROVAL TEST PRESENTATION. Updated June, 2013 PINGYORK INTERNATIONAL INC. - PCB LAYOUT/PRODUCTION - SMT/DIP/PRODUCT ASSEMBLY PRODUCTION - SAFETY APPROVAL TEST PRESENTATION Updated June, 2013 PRESENTATION SUMMARY - PCB Factory Information Layout Design

More information

Becoming Lead Free. Automotive Electronics. Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant

Becoming Lead Free. Automotive Electronics. Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant Automotive Electronics Becoming Lead Free Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant 1 Agenda 1. Leadfree Electronics Drivers 2. Requirements 3. Areas of Impact 4.

More information

Acceptance Testing Of Low-Ag Reflow Solder Alloys

Acceptance Testing Of Low-Ag Reflow Solder Alloys Acceptance Testing Of Low-Ag Reflow Solder Alloys Kris Troxel 1, Aileen Allen 2, Elizabeth Elias Benedetto 3, Rahul Joshi 3 Hewlett-Packard Company 1 Boise, ID, USA 2 Palo Alto, CA, USA 3 Houston, TX,

More information

COFAN USA. Meeting your Project needs.

COFAN USA. Meeting your Project needs. COFAN USA Meeting your Project needs www.cofangroup.com PCB Substrate Pre-preg Category SEKISUI Laird T-Clad Denka PCB Substrate Pre-preg Category In the PCB industry, there are a couple major Pre-preg

More information

IPC-TM-650 TEST METHODS MANUAL

IPC-TM-650 TEST METHODS MANUAL 3000 Lakeside Drive, Suite 309S Bannockburn, IL 60015-1249 TEST METHODS MNUL Number Conductive nodic Filament (CF) Resistance Test: X-Y xis Originating Task Group Electrochemical Migration Task Group (5-32e)

More information

The hand soldering process can therefore be defined by the following steps ;

The hand soldering process can therefore be defined by the following steps ; Hand Soldering with Lead Free Alloys Introduction As companies start to implement lead free soldering processes, hand soldering and associated techniques have been identified as key functions in the manufacturing

More information

Troubleshooting. for. Printed Board. Manufacture. and Assembly IPC PE-740. Revision A December Developed by THE INSTITUTE FOR INTERCONNECTING

Troubleshooting. for. Printed Board. Manufacture. and Assembly IPC PE-740. Revision A December Developed by THE INSTITUTE FOR INTERCONNECTING IPC PE-740 Revision A December 1997 Troubleshooting for Printed Board Manufacture and Assembly IPC 1997 Developed by THE INSTITUTE FOR INTERCONNECTING AND PACKAGING ELECTRONIC CIRCUITS December 1997 IPC-PE-740

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.

More information

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication

Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication Abstract Optimizing the Insulated Metal Substrate Application with Proper Material Selection and Circuit Fabrication Dave Sommervold, Chris Parker, Steve Taylor, Garry Wexler. The Bergquist Company Prescott,

More information

PCB Technologies for LED Applications Application note

PCB Technologies for LED Applications Application note PCB Technologies for LED Applications Application note Abstract This application note provides a general survey of the various available Printed Circuit Board (PCB) technologies for use in LED applications.

More information

TECHNICAL DATA SHEET 1 P a g e Revised August, 2014

TECHNICAL DATA SHEET 1 P a g e Revised August, 2014 1 P a g e Revised August, 2014 TAIYO PSR-4000 CC01SE (UL Name: PSR-4000JV / CA-40JV) LIQUID PHOTOIMAGEABLE CURTAIN COAT SOLDER MASK Curtain Coat Application Aqueous Developing Solder Mask RoHS Compliant

More information

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip

Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges

More information

Substrate Materials. Aliza Mizrachi

Substrate Materials. Aliza Mizrachi Substrate Materials Aliza Mizrachi Substrate Materials Agenda: Two presentations are planned: One presentation on substrates Materials ** General overview of basic material (prepreg and core) ** Materials

More information

Flexible Printed Circuits Design Guide

Flexible Printed Circuits Design Guide www.tech-etch.com/flex Flexible Printed Circuits Design Guide Multilayer SMT Assembly Selective Plating of Gold & Tin-Lead Fine Line Microvias Cantilevered & Windowed Leads 1 MATERIALS CONDUCTOR Copper

More information

Dallas Semicoductor DS80C320 Microcontroller

Dallas Semicoductor DS80C320 Microcontroller Construction Analysis Dallas Semicoductor DS80C320 Microcontroller Report Number: SCA 9702-525 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:

More information

High Speed Serial Link (HSSL) Channel Modeling. CST workshop series 2010 February 10 1

High Speed Serial Link (HSSL) Channel Modeling.  CST workshop series 2010 February 10 1 High Speed Serial Link (HSSL) Channel Modeling www.cst.com CST workshop series 2010 February 10 1 Outline Introduction HSSL design workflow Creating a HSSL model Simulating a HSSL HSSL modeling example

More information

Effects of SAC Alloy Copper Dissolution Rates on PTH Processes: Cost and performance justify use of certain alternatives to SAC305/405

Effects of SAC Alloy Copper Dissolution Rates on PTH Processes: Cost and performance justify use of certain alternatives to SAC305/405 Effects of SAC Alloy Copper Dissolution Rates on PTH Processes: Cost and performance justify use of certain alternatives to SAC305/405 1 Craig Hamilton, Polina Snugovsky (Celestica) & Matthew Kelly (IBM)

More information

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA IPC-AJ-820A Assembly and Joining Handbook The How and Why of All Things PCB & PCA 1 Scope To provide guidelines and supporting info for the mfg of electronic equipment To explain the HOW TO and WHY Discussions

More information

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015

LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015 LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS Dr. Saad Ahmed XENON Corporation November 19, 2015 Topics Introduction to Pulsed Light Photonic sintering for Printed Electronics R&D Tools for

More information

ROLINX Laminated Busbar. Design Rules Version 01 (12/2015)

ROLINX Laminated Busbar. Design Rules Version 01 (12/2015) ROLINX Laminated Busbar Design Rules Version 01 (12/2015) Content 1. Introduction... 03 7. Features... 13 2. Configuration...03 8. Thermal parameters... 14 3. Products... 04 9. General parameters... 14

More information

PERFORMANCE SPECIFICATION PRINTED WIRING BOARD, RIGID GENERAL SPECIFICATION FOR

PERFORMANCE SPECIFICATION PRINTED WIRING BOARD, RIGID GENERAL SPECIFICATION FOR The document and process conversion measures necessary to comply with this revision shall be completed by 31 December 1997. INCH-POUND MIL-PRF-55110F 31 May 1997 SUPERSEDING MIL-PRF-55110E 31 December

More information

Lead Free Surface Mount Technology. Ian Wilding BSc Senior Applications Engineer Henkel Technologies

Lead Free Surface Mount Technology. Ian Wilding BSc Senior Applications Engineer Henkel Technologies Lead Free Surface Mount Technology Ian Wilding BSc Senior Applications Engineer Henkel Technologies Overview of the Presentation First contact: Impact on the production operator Packaging Labelling Impact

More information

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong

More information

TAIYO PSR-4000 LDI (US) (UL Name: PSR-4000 JA / CA-40 JA)

TAIYO PSR-4000 LDI (US) (UL Name: PSR-4000 JA / CA-40 JA) TAIYO PSR-4000 LDI (US) (UL Name: PSR-4000 JA / CA-40 JA) LASER DIRECT IMAGING SOLDER MASK For LDI Exposing Available in Green, Blue, Black and Red Satin Finish Halogen-Free RoHS Compliant Compatible with

More information

FYS4260/FYS9260: Microsystems and Electronics Packaging and Interconnect Printed Circuit Boards

FYS4260/FYS9260: Microsystems and Electronics Packaging and Interconnect Printed Circuit Boards FYS4260/FYS9260: Microsystems and Electronics Packaging and Interconnect Printed Circuit Boards Interior detail from an Apple iphone 5 printed circuit board Learning objectives Understand how printed wiring/circuit

More information

Stack-up and routing optimization by understanding micro-scale PCB effects

Stack-up and routing optimization by understanding micro-scale PCB effects Stack-up and routing optimization by understanding micro-scale PCB effects Authors: G. Romo, CST of America Chudy Nwachukwu, Isola Group Reydezel Torres-Torres, INAOE Seung-Won Baek, CST of America Martin

More information

PEC (Printed Electronic Circuit) process for LED interconnection

PEC (Printed Electronic Circuit) process for LED interconnection PEC (Printed Electronic Circuit) process for LED interconnection Higher wattage LED s/ power components or their placement in higher densities, requires a larger dissipation of heat in a more effective

More information

Astra MT77 Processing Guide

Astra MT77 Processing Guide Astra MT77 Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that

More information

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV.

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV. Die Attach Materials Die Attach G, TECH. 2U. TECHNICAL R&D DIV. 2 Topics 3 What it is X 5,000 X 10,000 X 50,000 Si Chip Au Plating Substrate Ag Resin 4 Current Products Characteristics H9890-6A H9890-6S

More information

Basisline Level 1 PCB production with mechanical through hole

Basisline Level 1 PCB production with mechanical through hole LINE PROPOSALS Tel.: +49 (0) 2292/5036, Fax: +49 (0) 2292/6175, E-mail: support@bungard.de Bungard Line Proposals page 2 / 12 Basisline Level 1 PCB production with mechanical through hole Original Bungard

More information

23 rd ASEMEP National Technical Symposium

23 rd ASEMEP National Technical Symposium THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,

More information

Design for Flip-Chip and Chip-Size Package Technology

Design for Flip-Chip and Chip-Size Package Technology Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability

More information