We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper.

Size: px
Start display at page:

Download "We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper."

Transcription

1 Article about filling of blind microvias by Dr. Michael Dietterle, Dr.-Ing. Max Schlötter GmbH & Co. KG [Published in WOMag 05/2014] We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper. Progressing miniaturization of electrical interconnections requires the use of HDI PCBs with blind microvias filled with electroplated copper. The newly developed copper electrolyte Copper SLOTOCOUP SF 30 enables the filling of blind microvias free from defects with a low copper thickness on the surface of the PCB at the same time. This leads to a more efficient application of raw materials and to a more cost-effective manufacturing of PCBs. In future a new copper electrolyte should enable the filling of through holes - first trials at laboratory scale showed already promising results.

2 We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper. Miniaturization is still the determining trend in micro electronics that means smaller and more efficient systems which should be more costeffective than current systems. Their best-known representatives being, are smart phones and Tablet PCs. Their performance - despite of the same or even smaller unit size - was possible to increase significantly during the last years. The great attractiveness of these devices is reflected by high and constantly increasing sales figures. A substantial contribution to the miniaturization is provided by HDI PCBs (High Density Interconnect) which enable due to their high integration density the signal fan out of highly functional electronic components onto the smallest area. For electrical interconnection of single PCB layers through holes are replaced by space-saving blind microvias. By filling of blind microvias with electroplated copper (Blind Microvia Filling) the integration density can be further increased. In the meantime the use of HDI PCBs isn t only restricted to mobile electronics any more but it s also increasing in other applications e.g. in the automotive sector. The newly developed electrolyte Copper SLOTOCOUP SF 30 which in the filling of blind microvias compared to the previous generation of electrolytes, deposits only a very low copper thickness on the surface, enables a more resources-, energy- and cost-efficient manufacturing of HDI PCBs. The performance of this electrolyte is introduced on the basis of laboratory results and pilot tests in a litres vertical continuous plating line. In the meantime Copper SLOTOCOUP SF 30 is applied in mass production of HDI PCBs. Since the integration density of HDI PCBs can be further increased by the use of very thin core materials, currently the development of an electrolyte for filling of through holes (Through Hole Filling) is being intensified. Results of first laboratory tests are presented. Smartphone 2

3 Miniaturization in the Field of Micro Electronics The continuous miniaturization in microelectronics enables the production of more powerful electronic mobile devices. Their best-known representatives being are smart phones and Tablet PCs. The great attractiveness of these devices is reflected by high and constantly increasing sales figures. In the year 2013, for the first time, more than one billion smart phones have been sold [1], for 2014 a sales volume of approx. 1.2 billion and for 2017 of approx. 1.8 billion devices is projected [2]. In the field of Tablet-PCs a sales volume of 271 billion devices is predicted. This corresponds in comparison to the year before to an increase of almost 40 % [3]. The miniaturization in the field of microelectronics is technically forwarded particularly by the development of increasingly more efficient highly functional semiconductor chips. These are installed in packages with very small sizes of the housing and very high pin-count, arranged in area arrays. Figure 1 shows the size comparison between a typical smart phone processor and a one Eurocent coin. The back side of the processor shows 976 connections on an area of approx. 2 cm². This corresponds to around 5 connections/mm². The pin-pitch is only 400 µm. 14 mm 16,25 mm smart phone processor 1 Eurocent Fig. 1: Comparison of the size between a smart phone processor and 1 Eurocent coin. Miniaturization in the Field of PCB For space-saving and reliable electric connection of processors with such a high pin-count, PCBs with correspondingly high integration density are needed. For this purpose the classic multi-layer PCB isn t suitable since through holes are used for the electrical connection between the single layers of the PCB. These show relatively big diameters and extend through the entire thickness of the PCB. As a consequence, the space above and below the connection gets lost and cannot be used for other structures e.g. conducting lines. Resulting from this, the low integration density of the multi layer PCBs is insufficient for the requirements described above. Therefore a new highly integrated HDI generation has been developed a few years ago, the so called HDI PCB, which initially has been mainly applied for the production of mobile phones. When manufacturing HDI PCBs the single PCB layers are sequentially build-up (SBU, Sequential Build Up). So far, the build up layers have been mainly build-up on multilayer cores - with increasing tendency the build-up is performed also on thinner cores which will be further described in a later paragraph of this essay. The electric connections of 3

4 We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper. the respective adjacent build up layers will be realized by laser-drilled blind microvias. Figure 2 shows the schematic structure of a HDI PCB, that means the PCB is composed of a 4 layer multi layer-core and 2 build-up layers on each side. Build-up layer Build-up layer Multi core-layer (4 layers) Build-up layer Build-up layer Fig. 2: Schematic structure of a HDI PCB Blind Microvias In comparison to through holes, blind microvias show smaller diameters in the range of µm and extend in Z-direction only over the thickness of one build-up layer (typically µm). So they take up just so much space like it s definitely required for the actual connection. HDI PCBs have a considerably higher integration density than multi layer PCBs and therefore they re suitable for the signal fan out of highly functional electronic components in a small space. Furthermore, blind microvias show due to their significantly small size a higher signal integrity than through holes which predestines them for the use in high frequency applications. To make blind microvias conductive for electric signals, they have to be coated by electrolytic copper deposition (Blind Microvia Plating). Since available electrolytes didn t deposit a sufficient copper layer thickness on the bottom of the blind microvias (Figure 3a) it was necessary to develop special copper electrolytes which allow the deposition of a sufficient copper layer thickness (Figure 3b). 11,8 µm 86,1 µm 10,1 µm 89,9 µm 6,7 µm 80,2 µm 14,8 µm 83,5 µm 4 Fig. 3a: Copper plated blind microvias: Insufficient layer thickness inside the blind microvia Fig. 3b: Copper plated blind microvias: Sufficient layer thickness inside the blind microvia

5 Filling of Blind Microvias A further increase of the integration density can be enabled by stacking of blind microvias (Stacked Blind Microvias). For this the blind microvias must be filled with an electrically conductive material. If instead of a conductive paste, electrolytic deposited copper is used, then the following advantages will be received: increased reliability (blind microvias contain only copper, no additional phase boundary) better thermal management (heat can be dissipated by the copper filled blind microvias) a further increase of integration density (no additional pads for contacting of electrical components are needed) The essential process steps for manufacturing of HDI PCBs with copper filled blind microvias are schematically shown in Figure 4. If a further layer should be build-up, the process sequence must be restarted beginning from process step 2 again. 1 core 2 dielelectric + copper 3 laser drilling 4 conductive layer 5 blind microvia filling 6 copper thinning 7 photoresist 8 copper etching 9 photoresist stripping Fig. 4: The essential process steps for the manufacturing of HDI PCBs with copper filled blind microvias. By stacking of copper filled blind microvias also non-adjacent build-up layers can, at minimum space requirement, be connected (Figure 5). All stacked blind microvia designes make the complete waiving of through holes possible. 13,1 µm 86,9 µm Fig. 5: Stacked Blind Microvias 5

6 We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper. The application of Pad-in-Via respectively Via-in-Pad designs leads to a further increase of the integration density since the connections of components can be made directly on copper filled blind microvias and so no additional pads are required (Figure 6). Component solder ball HDI PCB Fig. 6: Via-in-Pad Design (schematically) Established Electrolyte for Blind Microvia Filling It s typical that electrolytes for blind microvia filling contain a relatively high copper ion concentration in the range of g/l in combination with a low concentration of sulphuric acid in the range of ml/l as well as chloride ions. The organic electrolyte additives necessary for the control of the coating characteristics are different from supplier to supplier. But most frequently the components contain the following three components: starter (inhibitor) grain refiner (activator) leveller (inhibitor) Furthermore, the processes of the different suppliers can differ among other things in the following main areas: type of plating line used (standard vertical, vertical continuous, horizontal continuous) anode material (copper anode, insoluble anode) applied current form (direct current, pulse current, reverse pulse current) applicable current density The processes for blind microvia filling offered by Schloetter operate without exception with direct current in standard vertical plating lines or vertical continuous plating lines. For anode materials either copper or mixed metal oxide (MMO) are possible. 6

7 In the early days of blind microvia filling there were next to the standard requirements for electrodeposited copper coatings on PCBs (e.g. ductility, reliability) the following additional requirements: defect-free filling of blind microvias without the incorporation of electrolyte solution minimum filling degree respectively maximum permissible dent These requirements could be met by specifically developed copper electrolytes (Figure 7a and 7b). The crossection in Figure 7b shows a pre-reinforced blind microvia with a diameter of 138 µm and a depth of 102 µm. During the filling process 93 µm Cu have been deposited in the blind microvia while only 22 µm (C) have been deposited on the surface. This results in the following figures: It s particularly due to the mode of action of the leveller that copper isn t preferentially deposited on the surface but inside the blind microvias, that means in the areas with low current density and low electrolyte exchange. The molecules of the leveller adsorb during the filling process mainly in the areas of high current density and strong electrolyte exchange. This inhibits the copper deposition in these areas and leads to a preferred deposition of copper in the blind microvias. The electrolyte additives must interact perfectly with one another in order to achieve a good filling result. Figure 8a shows a blind microvia prior to the filling process as well as different filling results (Figure 8b - e). These results may occur only by the variation of electrolyte additives but same plating parameters. Dent (A-B): 30.4 µm Filling (B/A): 75 % Metal distribution (B/C): 426 % 21,9 µm 137,5 µm 93,2 µm 101,7 µm Dent Fig. 7b: Blind Microvia Filling cross section C A B 74,1 µm 3,6 µm 51,7 µm Fig. 7a: Blind Microvia Filling (schematically) Fig. 8a: Blind Microvia prior to the filling process 7

8 We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper. 8,1 µm 86,5 µm 8,3 µm 46,3 µm 24,8 µm 74,2 µm 8,5 µm Fig. 8b-e: Blind Microvia after the filling process and varia tions of electrolyte additives. Fig. 8c 10,0 µm 9,4 µm 85,7 µm 85,5 µm 30,9 µm 48,4 µm 53,4 µm 44,2 µm 51,1 µm Fig. 8d Fig. 8e New Electrolyte for Blind Microvia Filling The integration density of the PCB can be further increased by reduction of line and space. In order to etch such fine conductive patterns the copper thickness on the panel must be low since a strong underetching may cause problems. Like demonstrated in Figure 4, it s possible to reduce the copper thickness on the surface after blind microvia filling by copper-thinning. But for this procedure additional process steps and plants are necessary. Furthermore, during copper thinning the previously deposited copper will be partly removed. This has a negative effect on resources-, energy- and cost efficiency of PCB manufacturing. For complete avoidance - or at least for reduction - of the copper thinning process the copper thickness deposited during the filling process should be as low as possible. During intensive development, the organic additive system was modified in such a way that a defect-free blind microvia filling in combination with a very low copper surface thickness could be achieved. The newly developed electrolyte Copper SLOTOCOUP SF 30 has especially been developed for the operation with insoluble anodes as follows: 8

9 g/l Copper Salt BV ml/l Sulphuric acid, conc mg/l Chloride 3-10 ml/l Additive SLOTOCOUP SF ml/l Additive SLOTOCOUP SF ml/l Additive SLOTOCOUP SF 33 The electrolyte is operated with current densities of max. 2 A/dm² in a temperature range between 18 and 22 C. In Figure 9a and 9b a blind microvia is shown prior and after a 60-minutes filling process with Copper SLOTOCOUP SF 30 performed in laboratory scale. 99,6 µm 3,8 µm 106,3 µm 93,2 µm 90,3 µm 97,0 µm Fig. 9a: Blind Microvia filling with Copper SLOTOCOUP SF 30 in laboratory scale prior to Fig. 9b: and after the filling Figure 9b shows a pre-reinforced blind microvia which showed prior to the filling a diameter of approx. 100 µm and a depth of approx. 93 µm. During the 60-minutes filling process 90 µm copper have been deposited inside the blind microvia while on the surface only 4 µm have been deposited. This results in the following figures: Dent: 5.1 µm Filling: 90 % Metal distribution: 2376 % In comparison to the previous electrolyte generation the copper thickness deposited on the surface was extremely reduced. This is demonstrated by the metal distribution which shows an extremely high value of > 2000 % (Figure 9b). Copper SLOTOCOUP SF 30 has been tested under pilot production conditions in a litres vertical continuous plating line in cooperation with our Taiwanese partner AGES in the Schloetter-AGES PCB Development Center, Taipeh (Figure 10). 9

10 We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper. Fig. 10: Vertical continuous plating line with a volume of litres in the Schloetter-AGES PCB Development Center in Taiwan. Typical results of these tests are shown in Figure ,7 µm 108,5 µm 10 Figure 11a shows a pre-reinforced blind microvia which showed prior to the filling process a diameter of approx. 108 µm and a depth of approx. 71 µm. During the filling process 74 µm copper have been deposited inside the blind microvia while on the surface only 10 µm have been deposited. This results in the following figures: Dent: 7.0 µm Filling: 91 % Metal distribution: 740 % Figure 11b shows a further copper filled blind microvia which is from the same PCB than the blind microvia shown in Figure 11a. It has to be noted that despite of a not ideal BMV geometry a very good filling result can be achieved. Figure 11c shows a not pre-reinforced blind microvia with a diameter of approx. 98 µm and a depth of approx. 68 µm. During the filling process 76 µm copper have been deposited 10,3 µm 106,0 µm 81,1 µm 9,7 µm 97,8 µm 64,1 µm Fig. 11a-c: Test results Copper SLOTOCOUP SF 30: filling of blind microvias 68,0 µm

11 Fig. 12a: Test results Copper SLOTOCOUP SF 30: filling of blind microvias close to each other. inside the blind microvia while on the surface only 10 µm have been deposited. This results in the following figures: Dent: 5.0 µm Filling: 96 % Metal distribution: 760 % Copper SLOTOCOUP SF 30 also enables the defect-free filling of blind microvias close to each other with a low surface copper thickness at the same time. Figures 12a and 12b show the filling result at a blind microvia pitch of only 200 µm. Very flat blind microvias which occur in extremely thin dielectrics can also be completely filled with Copper SLOTOCOUP SF 30 but in this case a slightly higher copper surface thickness is obtained (Figure 13). The tests under pilot production conditions confirmed that Copper SLOTOCOUP SF 30 enables a very good blind microvia filling in combination with extremely low copper surface thickness. After successful sample plating for several Asian PCB manufacturers, the electrolyte meanwhile is used in mass production of HDI PCBs. 9,1 µm 102,1 µm 103,6 µm 86,3 µm 104,2 µm 6,9 µm Fig. 12b: Copper SLOTOCOUP SF 30: detailed view Fig. 13: Test results Copper SLOTOCOUP SF 30: filling of very flat blind microvias 11

12 We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper. Through Hole Filling A further integration density increase of HDI PCBs can be achieved by the replacement of the commonly used relatively thick multilayer cores by considerably thinner cores with a thickness between 100 and 200 µm. Since the thickness of such an innerlayer core is very similar to the thickness of build-up layers, it s also called coreless build-up (Figure 14). Fig. 14: Coreless build-up The all stacked blind microvia build-up depicted in Figure 14 contains a 100 µm core, and copper filled blind microvias. Very thin cores may also exhibit through holes. Until now, these through holes have to be plated with copper, filled with paste, planarized and copperplated again. Therefore the production of these cores is very complex and expensive. Furthermore the use of paste can lead to reliability issues. In analogy to blind microvia filling, the reliability can be increased and the thermal management can be improved by filling of through holes with electroplated copper. The build-up of two build-up layers on each side of a thin core with copper filled through holes is schematically demonstrated in Figure 15. Core with copper filled through holes Build-up layer Fig. 15: Coreless build-up (schematically) 12

13 New Electrolyte for Through Hole Filling Similar to blind microvia filling, the mass transport inside the hole becomes more difficult with an increasing aspect ratio, that means decreasing diameter of the hole and/or increasing z-expansion of the hole. This complicates a defect-free filling of the through holes. By modification of the electrolyte composition it was finally possible to fill the through holes with electroplated copper. The filling results shown in Figure 16a und 16b of not pre-reinforced through holes (diameter approx. 50 µm/ depth approx. 160 µm) are from the same PCB section, plated with direct current. Furthermore, during the electrodeposition no change of the electrolyte solution has been performed. As can be seen, no reliable defect-free filling of the through holes can be performed yet. The electrolyte solution entrapped in the defect (Figure 16a) expands when the HDI PCB is heated. During components mounting by soldering or during a later thermal load, this expansion could lead to a crack of the connection. This may lead to a failure of the whole system. Therefore, the focus of the further development is on reliable defect-free filling of through holes (Figure 16b). 13,5 µm 74,2 µm 15,6 µm 78,0 µm 46,0 µm 185,2 µm 50,2 µm 187,3 µm Fig. 16a: Through Hole Filling with electrolyte inclusion. Fig. 16b: Through Hole Filling without electrolyte inclusion. 13

14 We fill the gaps! Increase of the integration density of PCBs by filling of blind microvias and through holes with electroplated copper. Summary Due to their high functionality combined with small dimensions modern microprocessors contribute significantly to the progressive miniaturization in the field of microelectronics. The HDI PBCs allow the reliable fan-out of high pincount electronic components using minimal space. Filling of blind microvias with electroplated copper leads to a further increase of the integration density of HDI PCBs. The newly developed electrolyte Copper SLOTOCOUP SF 30, which is already applied in HDI PCB mass production enables defect-free filling of blind microvias combined with a low copper thickness on the surface. As a result the integration density can be further increased and a more ressources-, energy- and cost-efficient manufacturing of HDI PCBs becomes possible. By the use of so-called coreless designs based on very thin core materials with through holes the integration density can be increased even more. Results of first laboratory tests show, that such through holes can be filled with electroplated copper by direct current plating, but until now no reliable defect-free through hole filling can be achieved. The key aspect of the future development will therefore be the overcoming of this problem. Acknowledgement The author would like to acknowledge the support of AGES Group (Taiwan) and particularly Mr. Albert Yeh, in this project. 14 References [1] International Data Corporation (IDC), "Worldwide Quarterly Mobile Phone Tracker", January [2] NPD DisplaySearch, "Smartphone Quarterly report", November [3] Gartner "Forecast: PCs, Ultramobiles, and Mobile Phones, Worldwide, , 1Q14 Update", March 2014.

15 Copper Electrolytes for the PCB Manufacturing Summary of the current processes Bath- Name panel pattern RPP DC horiz.- vertical standard Blind Microvia anode no. plating plating plating continuous vertical Filling technology line plating line plating line Copper SLOTOCOUP CU Copper SLOTOCOUP HL Copper SLOTOCOUP SF Copper SLOTOCOUP BV Bright Copper SLOTOCOUP BV Copper Bath SLOTOCOUP PRT 120 D Copper SLOTOCOUP PRT Bright Copper SLOTOCOUP CU Copper SLOTOCOUP CU 210 Cu MMO MMO Cu MMO Cu Cu Cu Cu = standard = possible Cu = copper anodes MMO = insoluble mixed metal oxide anodes 15

16 Dr. - Ing. Max Schlötter GmbH & Co. KG Talgraben Geislingen/Steige Germany T + 49 (0) F + 49 (0) info@schloetter.com DIN EN ISO 9001: 2008 DIN EN ISO 14001: /2014

Via Filling: Challenges for the Chemistry in the Plating Process

Via Filling: Challenges for the Chemistry in the Plating Process Via Filling: Challenges for the Chemistry in the Plating Process Mike Palazzola Nina Dambrowsky and Stephen Kenny Atotech Deutschland GmbH, Germany Abstract Copper filling of laser drilled blind micro

More information

Plating HIGH ASPECT RATIO PCBs

Plating HIGH ASPECT RATIO PCBs Plating HIGH ASPECT RATIO PCBs Achieving proper copper deposition in holes on thicker boards is no easy task, even with reverse pulse plating. Understanding the ins and outs of electrolyte agitation is

More information

Passivations for Zinc and Zinc-Iron Wide range set!

Passivations for Zinc and Zinc-Iron Wide range set! Passivations for Zinc and Zinc-Iron Wide range set! blue passivations (DÜSP) iridescent passivations (DISP) yellow passivations black passivations www.schloetter.com SLOTOPAS PA 1030 (DÜSP) The Passivation

More information

A Method towards Infinite Bath Life for Acid Copper Electrolytes

A Method towards Infinite Bath Life for Acid Copper Electrolytes IPC/HKPCA S 2003 International Printed Circuit & Electronics Assembly Fair A Method towards Infinite Bath Life for Acid Copper Electrolytes Akif Özkök and Bernd Roelfs, Ph.d.* Atotech Deutschland GmbH

More information

EIPC Summer Conference Luxembourg Paper 4

EIPC Summer Conference Luxembourg Paper 4 EIPC Summer Conference Luxembourg 2013 PCB differentiation through technology - made in Europe Paper 4 Copper plating process for filling micro vias and through via holes with minimum surface deposition

More information

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS

More information

Bright Tin CULMO 20. Bright Tin CULMO 20 is extraordinary stable and easy to handle.

Bright Tin CULMO 20. Bright Tin CULMO 20 is extraordinary stable and easy to handle. Bright Tin CULMO 20 Brigt Tin CULMO 20 is based upon sulphuric acid, free from formalin and deposits bright tin layers. These layers are resistant to fingerprints and show good solderability, even after

More information

High Performances PPR Copper Plating for High Aspect Ratio Boards

High Performances PPR Copper Plating for High Aspect Ratio Boards 2015 IEEE. REPRINTED, WITH PERMISSION, FROM High Performances PPR Copper Plating for High Aspect Ratio Boards Weigang Wu, Joyce Hung, Sally Lau, Dixsen Zhang, Gary Hui, Crystal Li and Dennis Yee Rohm and

More information

PCB Technologies for LED Applications Application note

PCB Technologies for LED Applications Application note PCB Technologies for LED Applications Application note Abstract This application note provides a general survey of the various available Printed Circuit Board (PCB) technologies for use in LED applications.

More information

KGC SCIENTIFIC Making of a Chip

KGC SCIENTIFIC  Making of a Chip KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process

More information

Interconnection Reliability of HDI Printed Wiring Boards

Interconnection Reliability of HDI Printed Wiring Boards Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Interconnection Reliability of HDI Printed Wiring Boards Tatsuo Suzuki Nec Toppan Circuit Solutions,

More information

Close supply chain collaboration enables easy implementation of chip embedded power SiP

Close supply chain collaboration enables easy implementation of chip embedded power SiP Close supply chain collaboration enables easy implementation of chip embedded power SiP Gerald Weidinger, R&D Project Leader, AT&S AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13

More information

Glass Carrier for Fan Out Panel Level Package

Glass Carrier for Fan Out Panel Level Package January 25, 2018 NEWS RELEASE Development of HRDP TM Material for Formation of Ultra-Fine Circuits with Glass Carrier for Fan Out Panel Level Package - Aiming for mass production in collaboration with

More information

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages Introduction AN-5026 Demanding space and weight requirements of personal computing and portable electronic equipment has led to many innovations in IC packaging. Combining the right interface and logic

More information

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations

Embedding Passive and Active Components: PCB Design and Fabrication Process Variations Embedding Passive and Active Components: PCB Design and Fabrication Process Variations Vern Solberg Solberg Technical Consulting Saratoga, California USA Abstract Embedding components within the PC board

More information

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy

More information

Optimized Cu plating in fan-out wafer-level packaging MultiPlate: a turnkey solution

Optimized Cu plating in fan-out wafer-level packaging MultiPlate: a turnkey solution Optimized Cu plating in fan-out wafer-level packaging MultiPlate: a turnkey solution Cassandra Melvin Global Product Manager, Advanced Packaging Outline 1. Global megatrend IoT 2. Fan-out wafer-level packaging

More information

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,

More information

Optimizing Immersion Silver Chemistries For Copper

Optimizing Immersion Silver Chemistries For Copper Optimizing Immersion Silver Chemistries For Copper Ms Dagmara Charyk, Mr. Tom Tyson, Mr. Eric Stafstrom, Dr. Ron Morrissey, Technic Inc Cranston RI Abstract: Immersion silver chemistry has been promoted

More information

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and

More information

Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing

Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing Todd Young Isola Frank Polakovic and Michael Carano Electrochemicals Inc.

More information

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be

More information

TMS320C6000 BGA Manufacturing Considerations

TMS320C6000 BGA Manufacturing Considerations TMS320C6000 BGA Manufacturing Considerations David Bell C6000 Applications Team Abstract When designing with a high-density BGA package, it is important to be aware of different techniques that aid in

More information

THIN IMMERSION TIN USING ORGANIC METALS

THIN IMMERSION TIN USING ORGANIC METALS THIN IMMERSION TIN USING ORGANIC METALS Jim Kenny, Nils Arendt, Bernhard Wessling, and Karl Wengenroth Enthone Inc., A Business of Cookson Electronics West Haven, CT, USA ABSTRACT With the international

More information

14. Designing with FineLine BGA Packages

14. Designing with FineLine BGA Packages 14. Designing with FineLine BGA Packages S51014-1.0 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices (PLDs)

More information

General Information on the Assembly and Solder Pad Design of the DRAGON Family Application Note

General Information on the Assembly and Solder Pad Design of the DRAGON Family Application Note General Information on the Assembly and Solder Pad Design of the DRAGON Family Application Note Abstract This application note gives general information on the assembly and design of the solder pad of

More information

Smart Integration of Thermal Management Systems for Electronics Cooling

Smart Integration of Thermal Management Systems for Electronics Cooling Smart Integration of Thermal Management Systems for Electronics Cooling Dr. Ir. Wessel W. Wits, University of Twente, Faculty of Engineering Technology, Laboratory of Design, Production and Management,

More information

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES.

UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. SESSION 14 MATERIALS AND PROCESSES FOR ADVANCED PACKAGING UTILIZATION OF ATMOSPHERIC PLASMA SURFACE PREPARATION TO IMPROVE COPPER PLATING PROCESSES. Eric Schulte 1, Gilbert Lecarpentier 2 SETNA Corporation

More information

Microwave Plasma Processing

Microwave Plasma Processing Microwave Plasma Processing MUEGGE GMBH Hochstraße 4-6 64385 Reichelsheim Fon +49 (0) 6164-93 07 11 Fax +49 (0) 6164-93 07 93 info@muegge.de www.muegge.de Microwave Plasma Processing Microwave Plasma Technology:

More information

OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES

OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES OPTIMIZED SEMI-ADDITIVE PROCESS FOR POLYIMIDE AS DIELECTRIC IN BUILD UP PACKAGES Fei Peng 1, Ernest Long 1, Jim Watkowski 1, Kesheng Feng 1, Naomi Ando 2, Kazuhiro Inazu 2 1 MacDermid, 227 Freight St,

More information

Alternative Approaches to 3-Dimensional Packaging and Interconnection

Alternative Approaches to 3-Dimensional Packaging and Interconnection Alternative Approaches to 3-Dimensional Packaging and Interconnection Joseph Fjelstad SiliconPipe, Inc. www.sipipe.com IC Packaging a Technology in Transition In the past, IC packaging has been considered

More information

METAL FINISHING. (As per revised VTU syllabus: )

METAL FINISHING. (As per revised VTU syllabus: ) METAL FINISHING (As per revised VTU syllabus: 2015-16) Definition: It is a process in which a specimen metal (article) is coated with another metal or a polymer in order to modify the surface properties

More information

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang Definition of ICD ICDs are any defect that occurs adjacent to the innerlayer

More information

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications

Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong

More information

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs)

Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) 1 Thermo-Mechanical Reliability of Through-Silicon Vias (TSVs) Xi Liu Ph.D. Student and Suresh K. Sitaraman, Ph.D. Professor The George W. Woodruff School of Mechanical Engineering Georgia Institute of

More information

Immersion Tin SN 30 1

Immersion Tin SN 30 1 Immersion Tin SN 30 1 Immersion Tin SN 30 1 is a process for the electroless deposition of tin on copper and copper alloys in charge exchange. The process is so also be suitable to brighten lead- or tin-lead

More information

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Amkor Technology, Inc. White Paper Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Abstract Expanding its ChipArray Ball Grid Array (CABGA) package form factor miniaturization

More information

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan 3D Package Technologies Review with Gap Analysis for Mobile Application Requirements Apr 22, 2014 STATS ChipPAC Japan T.Nishio Contents Package trends and roadmap update Advanced technology update Fine

More information

Innovative MID Plating Solutions

Innovative MID Plating Solutions Innovative MID Plating Solutions High Reliability Wire Bond Technique for MIDs Jordan Kologe MacDermid Electronics Solutions jkologe@macdermid.com 1 MacDermid: Specialty Chemical Solutions Over 2000 Worldwide

More information

Future HDI An HDPUG project Proposal

Future HDI An HDPUG project Proposal Future HDI An HDPUG project Proposal Joe Smetana, Alcatel-Lucent Bill Birch, PWB Interconnect Ivan Straznicky, Curtiss-Wright David Gorden Viasystems Chris Katzko TTM Doug Thomas, John Bourke, & Dale Kersten

More information

Chips Face-up Panelization Approach For Fan-out Packaging

Chips Face-up Panelization Approach For Fan-out Packaging Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips

More information

Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis

Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis Thermo-Mechanical Reliability Assessment of TSV Die Stacks by Finite Element Analysis Dr. Roland Irsigler, emens AG Corporate Technology, CT T P HTC Outline TSV SOLID µbump Stacking TSV application FEA

More information

Motorola PC603R Microprocessor

Motorola PC603R Microprocessor Construction Analysis Motorola PC603R Microprocessor Report Number: SCA 9709-551 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:

More information

Welcome to Streamline Circuits Lunch & Learn. Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology

Welcome to Streamline Circuits Lunch & Learn. Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology Welcome to Streamline Circuits Lunch & Learn Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology Accurate PCB data is critical to the tooling process. Here are some key items

More information

Metallization of MID Dec 2 010

Metallization of MID Dec 2 010 Metallization of MID Dec 2010 Agenda Introduction to Dow Electronic Materials MID Applications & Advantages Dow MID Metallization Processes Plating Equipment Summary Dow Business Structure Where Dow Electronic

More information

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application

2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application 2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package pplication Yoshiyuki Hakiri, Katsuhiro Yoshida, Shenghua Li, Makoto Kondoh, Shinjiro Hayashi The Dow Chemical

More information

1 Thin-film applications to microelectronic technology

1 Thin-film applications to microelectronic technology 1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.

More information

Silicon Wafer Processing PAKAGING AND TEST

Silicon Wafer Processing PAKAGING AND TEST Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)

More information

COULOSCOPE CMS2 and COULOSCOPE CMS2 STEP Measurement of coating thicknesses and electrochemical potentials according to the coulometric method

COULOSCOPE CMS2 and COULOSCOPE CMS2 STEP Measurement of coating thicknesses and electrochemical potentials according to the coulometric method COULOSCOPE CMS2 and COULOSCOPE CMS2 STEP Measurement of coating thicknesses and electrochemical potentials according to the coulometric method Coating Thickness Material Analysis Microhardness Material

More information

Flexible PCB Plating Through Hole Considerations, Experiences and Solutions

Flexible PCB Plating Through Hole Considerations, Experiences and Solutions Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Flexible PCB Plating Through Hole Considerations, Experiences and Solutions Neil Patton Atotech

More information

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)

curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) Content 1. Geometric properties 1.01. Available ceramic types / thicknesses... 03 1.02. thicknesses (standard)... 03 3. Quality

More information

Three-Dimensional Molded Interconnect Devices (3D-MID)

Three-Dimensional Molded Interconnect Devices (3D-MID) Jörg Frank Three-Dimensional Molded Interconnect Devices (3D-MID) Materials, Manufacturing, Assembly and Applica ons for Injec on Molded Circuit Carriers Sample Pages ISBN 978-1-56990-551-7 HANSER Hanser

More information

Technology update plating on plastic for sustainability TOP ZECROM PROCESS

Technology update plating on plastic for sustainability TOP ZECROM PROCESS 23 June 2017 Surface and Coatings Forum 2017 1 Technology update plating on plastic for sustainability TOP ZECROM PROCESS Toshimitsu NAGAO OKUNO CHEMICAL INDUSTRIES CO., LTD. OSAKA JAPAN Outline: Plating

More information

Design for Flip-Chip and Chip-Size Package Technology

Design for Flip-Chip and Chip-Size Package Technology Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability

More information

HBLED packaging is becoming one of the new, high

HBLED packaging is becoming one of the new, high Ag plating in HBLED packaging improves reflectivity and lowers costs JONATHAN HARRIS, President, CMC Laboratories, Inc., Tempe, AZ Various types of Ag plating technology along with the advantages and limitations

More information

SurTec 717 Alkaline Zinc/Nickel Electroplating Process (Electrolyte based on Sodium)

SurTec 717 Alkaline Zinc/Nickel Electroplating Process (Electrolyte based on Sodium) SurTec 717 Alkaline Zinc/Nickel Electroplating Process (Electrolyte based on Sodium) Properties tolerates higher temperatures superior metal distribution produces Zn/Ni alloy deposits containing 12-15

More information

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test Page 1 of 12 N P All BNP Media LINX Search H i 3 w Want to use this article? CLICK HERE for options!

More information

Analog Devices ADSP KS-160 SHARC Digital Signal Processor

Analog Devices ADSP KS-160 SHARC Digital Signal Processor Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,

More information

Whisker free tin Jan Feb 2012-stripped:Metal Tech Speaking Template USE THIS.qxd 2/24/ :07 AM Page 1

Whisker free tin Jan Feb 2012-stripped:Metal Tech Speaking Template USE THIS.qxd 2/24/ :07 AM Page 1 Whisker free tin Jan Feb 2012-stripped:Metal Tech Speaking Template USE THIS.qxd 2/24/2012 11:07 AM Page 1 BY GEORGE MILAD, NATIONAL ACCOUNTS MANAGER FOR TECHNOLOGY, UYEMURA USA, SOUTHINGTON, CONN. The

More information

Innovative Substrate Technologies in the Era of IoTs

Innovative Substrate Technologies in the Era of IoTs Innovative Substrate Technologies in the Era of IoTs Dyi- Chung Hu 胡迪群 September 4, 2015 Unimicron Contents Introduction Substrate Technology - Evolution Substrate Technology - Revolution Glass substrate

More information

Smartphone. Big Data Robot

Smartphone. Big Data Robot Wearable Smartphone Cloud 5G Autonomous Vehicle Big Data Robot Machine Learning HISTORY AI, 5G, IoT, Cloud, Robot First Production of Color TV Production of Electronic Tube Black and White TV Passed 34Million

More information

DATA SHEET PART NO. : C-2570SR-A G/W REV : A / 0

DATA SHEET PART NO. : C-2570SR-A G/W REV : A / 0 PARA LIGHT ELECTRONICS CO., LTD. 4F, No.1, Lane 93, Chien Yi Road, Chung Ho City, Taipei, Taiwan, Tel: 886-2-2225-3733 Fax: 886-2-2225-4800 E-mail: para@para.com.tw http://www.para.com.tw DATA SHEET PART

More information

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging

More information

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

Challenges and Future Directions of Laser Fuse Processing in Memory Repair Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.

More information

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO

More information

Thin Wafers Bonding & Processing

Thin Wafers Bonding & Processing Thin Wafers Bonding & Processing A market perspective 2012 Why New Handling Technologies Consumer electronics is today a big driver for smaller, higher performing & lower cost device configurations. These

More information

9-11 April 2008 Micro-electroforming Metallic Bipolar Electrodes for Mini-DMFC Stacks

9-11 April 2008 Micro-electroforming Metallic Bipolar Electrodes for Mini-DMFC Stacks 9-11 April 8 Micro-electroforming Metallic Bipolar Electrodes for Mini-DMFC Stacks R. F. Shyu 1, H. Yang, J.-H. Lee 1 Department of Mechanical Manufacturing Engineering, National Formosa University, Yunlin,

More information

Development of System in Package

Development of System in Package Development of System in Package In recent years, there has been a demand to offer increasingly enhanced performance for a SiP that implements downsized and lower-profile chips at lower cost. This article

More information

OHMEGA-PLY INTEGRAL PLANAR RESISTORS: THE LOWER COST ALTERNATIVE By Daniel Brandler Ohmega Technologies, Inc.

OHMEGA-PLY INTEGRAL PLANAR RESISTORS: THE LOWER COST ALTERNATIVE By Daniel Brandler Ohmega Technologies, Inc. OHMEGA-PLY INTEGRAL PLANAR RESISTORS: THE LOWER COST ALTERNATIVE By Daniel Brandler Ohmega Technologies, Inc. Printed circuit board designers are being forced to interconnect electronic devices of increasing

More information

Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process

Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process PCBs/Overview Printed Circuit Boards (PCB) Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process 29/09/2005 EE6471 (KR) 263 PCBs/Overview

More information

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs

Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Joohan Lee, Joseph J. Griffiths, and James Cordingley GSI Group Inc. 60 Fordham Rd. Wilmington, MA 01887 jlee@gsig.com

More information

/15/$ IEEE Electronic Components & Technology Conference

/15/$ IEEE Electronic Components & Technology Conference Demonstration of 2µm RDL Wiring Using Dry Film Photoresists and 5µm RDL Via by Projection Lithography for Low-cost 2.5D Panel-based Glass and Organic Interposers Ryuta Furuya*, Hao Lu**, Fuhan Liu**, Hai

More information

Dallas Semicoductor DS80C320 Microcontroller

Dallas Semicoductor DS80C320 Microcontroller Construction Analysis Dallas Semicoductor DS80C320 Microcontroller Report Number: SCA 9702-525 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:

More information

Leveraging the Precision of Electroforming over Alternative Processes When Developing Nano-scale Structures

Leveraging the Precision of Electroforming over Alternative Processes When Developing Nano-scale Structures VOLUME 4 - ELECTROFORMING Leveraging the Precision of over Alternative Processes When Developing Nano-scale Structures Electrical and mechanical component and subsystem designers generally have five techniques

More information

Test Flow for Advanced Packages (2.5D/SLIM/3D)

Test Flow for Advanced Packages (2.5D/SLIM/3D) 1 Test Flow for Advanced Packages (2.5D/SLIM/3D) Gerard John Amkor Technology Inc. Gerard.John@amkor.com 2045 East Innovation Circle, Tempe, AZ 85284, USA Phone: (480) 821-5000 ADVANCED PACKAGE TEST FLOW

More information

Offshore Wind Turbines Power Electronics Design and Reliability Research

Offshore Wind Turbines Power Electronics Design and Reliability Research Offshore Wind Turbines Power Electronics Design and Reliability Research F. P. McCluskey CALCE/Dept. Of Mechanical Engineering University of Maryland, College Park, MD (301) 405-0279 mcclupa@umd.edu 1

More information

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,

More information

Warpage Mechanism of Thin Embedded LSI Packages

Warpage Mechanism of Thin Embedded LSI Packages Nakashima et al.: Warpage Mechanism of Thin Embedded LSI Packages (1/10) [Technical Paper] Warpage Mechanism of Thin Embedded LSI Packages Yoshiki Nakashima*, Katsumi Kikuchi*, Kentaro Mori*, Daisuke Ohshima**,

More information

New Technology for High-Density LSI Mounting in Consumer Products

New Technology for High-Density LSI Mounting in Consumer Products New Technology for High-Density Mounting in Consumer Products V Hidehiko Kira V Akira Takashima V Yukio Ozaki (Manuscript received May 29, 2006) The ongoing trend toward downsizing and the growing sophistication

More information

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong

BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong 10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,

More information

TGV and Integrated Electronics

TGV and Integrated Electronics TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass

More information

Precision Engineered Parts

Precision Engineered Parts Precision Engineered Parts Photoetching Laser Cutting Forming Finishing Thin Metal Parts Flexible Circuits EMI Shielding Gaskets www.tech-etch.com PHOTOETCHING Tech-Etch specializes in the manufacture

More information

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD NCAB Group Seminars PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD NCAB GROUP PCB Production Process Introduction to Multilayer PCBs 2 Introduction to multilayer PCB s What is a multilayer

More information

Images of Failures in Microelectronics Packaging and Assembly

Images of Failures in Microelectronics Packaging and Assembly Images of Failures in Microelectronics Packaging and Assembly Ed Hare, Ph.D./SEM Lab, Inc. IMAPS NW - Feb. 11th 2004 Redmond, WA http://www.semlab.com 1 What is this? http://www.semlab.com 2 Inner Layer

More information

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test

Australian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai

More information

2.5D and 3D Semiconductor Package Technology: Evolution and Innovation

2.5D and 3D Semiconductor Package Technology: Evolution and Innovation 2.5D and 3D Semiconductor Package Technology: Evolution and Innovation Vern Solberg Solberg Technical Consulting Saratoga, California USA Abstract The electronics industry is experiencing a renaissance

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,

More information

OMIKRON IMMERSION WHITE TIN. Florida CirTech, Inc. Greeley, Colorado USA. Revised 2/19/98

OMIKRON IMMERSION WHITE TIN. Florida CirTech, Inc. Greeley, Colorado USA. Revised 2/19/98 OMIKRON TM IMMERSION WHITE TIN Revised 2/19/98 Florida CirTech, Inc. C T Florida CirTech, Inc. 1309 North 17th Avenue Greeley, CO 80631 Telephone: 1-800-686-6504 Fax: (970) 346-8331 Table of Contents Pages

More information

Rivet nut fully installed

Rivet nut fully installed Environment Rules Joint Design, by Adam Pratt Over seven decades ago rivet nuts were invented for airplane wing attachment points. Since then, the need for reliable threads in thin materials has dramatically

More information

Intel Pentium Processor W/MMX

Intel Pentium Processor W/MMX Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:

More information

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson Alternative Methods of Yttria Deposition For Semiconductor Applications Rajan Bamola Paul Robinson Origin of Productivity Losses in Etch Process Aggressive corrosive/erosive plasma used for etch Corrosion/erosion

More information

MACROSTRUCTURE, MICROSTRUCTURE AND MICROHARDNESS ANALYSIS

MACROSTRUCTURE, MICROSTRUCTURE AND MICROHARDNESS ANALYSIS 109 Chapter 5 MACROSTRUCTURE, MICROSTRUCTURE AND MICROHARDNESS ANALYSIS 5.1 INTRODUCTION The microstructural studies of friction welding helps in understanding microstructural changes occurred during friction

More information

参考資料. Release by PARALIGHTDCC

参考資料. Release by PARALIGHTDCC 参考資料 Release by PARA LIGHT ELECTRONICS CO., LTD. 4F, No.1, Lane 93, Chien Yi Road, Chung Ho City, Taipei, Taiwan, R.O.C. Tel: 886-2-2225-3733 Fax: 886-2-2225-4800 E-mail: para@para.com.tw http://www.para.com.tw

More information

Troubleshooting. for. Printed Board. Manufacture. and Assembly IPC PE-740. Revision A December Developed by THE INSTITUTE FOR INTERCONNECTING

Troubleshooting. for. Printed Board. Manufacture. and Assembly IPC PE-740. Revision A December Developed by THE INSTITUTE FOR INTERCONNECTING IPC PE-740 Revision A December 1997 Troubleshooting for Printed Board Manufacture and Assembly IPC 1997 Developed by THE INSTITUTE FOR INTERCONNECTING AND PACKAGING ELECTRONIC CIRCUITS December 1997 IPC-PE-740

More information

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Semiconductor IC Packaging Technology Challenges: The Next Five Years SPAY025 May 2006 White Paper Mario A. Bolanos, Director Semiconductor Group Packaging Technology Development, Texas Instruments In the era of communications and entertainment, growth of consumer electronics

More information

SCHOTT MEMpax New options for the MEMS industry. NMN Technology Day Schott AG Grünenplan

SCHOTT MEMpax New options for the MEMS industry. NMN Technology Day Schott AG Grünenplan SCHOTT MEMpax New options for the MEMS industry NMN Technology Day Schott AG Grünenplan 06.11.2012 Agenda 2 Agenda 1. SCHOTT thin glass for Electronics & Biotech 2. MEMS Industry and Motivation for MEMpax

More information