SUPPLEMENTARY INFORMATION
|
|
- Calvin Garrison
- 6 years ago
- Views:
Transcription
1 SUPPLEMENTARY INFORMATION doi: 1.138/nnano Supplementary Material for Single-layer MoS 2 transistors B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, A. Kis Device fabrication Our device fabrication begins with scotch-tape based micromechanical cleavage of commercially available, naturally occurring crystals of molybdenite (SPI supplies) using the method previously developed for graphene fabrication. 1 The scotch tape with ultrathin crystals is pressed against the surface of a substrate composed of degenerately doped Si with 27nm of SiO 2. The substrate is imaged using an optical microscope (Olympus BX51M) equipped with a color camera. Single layers of MoS 2 are located with respect to fiduciary markers. Monolayers can be easily identified by their optical contrast. We have previously established the correlation between the optical contrast and thickness as measured by AFM for a number of dichalcogenide materials, including MoS 2. 2 With this method, we can produce cca 1-3 single layers per area of 1cm 2. After identifying interesting monolayers we fabricate the first set of contacts using e- beam lithography and the bilayer technique. Briefly, samples are coated with MMA (8.5) MAA (6% concentration in ethyl lactate), baked at 18 C for 5 min then coated with PMMA (2% concentration in anisole) and exposed using an electron-beam lithography system. nature nanotechnology 1
2 supplementary information doi: 1.138/nnano After development in MIBK:IPA 1:3 solution for 3 min, we evaporate contact materials (Au, 5-1nm thick or Ti/Au, 1/5 nm thickness ) and lift-off in acetone. After fabricating >5 devices involving 1-1 layers in this manner we have established that the lowest device resistances can be obtained in the case of annealed Au contacts or Ti/Au contacts without annealing. Contact annealing In case of Au contacts, we anneal devices in a vacuum tube furnace with temperature of 2 C, 1 sccm Ar flow and 1 sccm H 2 for two hours. 3 After annealing, devices typically show a factor of 1 resistance decrease. The I ds -V bg curve for the device presented in the main manuscript is shown in Fig. S1a. a b 25 V ds = 1mV 35 Current Ids (1-9 A) =.2 cm 2 /Vs Current Ids (1-9 A) = 217 cm 2 /Vs V ds = 1mV -2 V bg (V) Back Gate Voltage V bg (V) Figure S1. a I ds V bg curve for the device presented in the main manuscript, after annealing and before ALD deposition. We can extract a mobility of.2 cm 2 /Vs b I ds - V bg curve for the same device after deposition of 3nm HfO 2 by ALD. Typical mobility extracted from two-contact measurements for single layers are in the.1-1 cm 2 /Vs. We note that these numbers represent the lower limit because of contact resistance. 2 nature nanotechnology
3 doi: 1.138/nnano supplementary information ALD growth of HfO 2 ALD of HfO 2 on the contacted MoS 2 monolayers was performed at 2ºC using tetrakis (dimethylamido) hafnium(iv), Hf(N(CH 3 ) 2 ) 4 (Sigma-Aldrich CAS Number: ) and H 2 O vapor as precursors. The Hf precursor container was heated in the range from 75 to 95 C, corresponding to a vapor pressure of.5 to.27 Torr, 4 while the H 2 O container was kept at room temperature, corresponding to a vapor pressure of 2 Torr. Each cycle included 1Hf precursor pulse and 2 H 2 O vapor pulses that have been set to 1s in duration, followed by 5s purging time for Hf and 1s for H 2 O. This results in a growth rate of 1.9Å/cycles. The reactor pressure was kept at 9 mtorr and high purity nitrogen was used as carrier and purge gas. AFM images of the device presented in the manuscript before and after ALD growth is shown on Fig. S2. Figure S2. Atomic force microscope images of the device presented in the manuscript before (left) and after ALD growth of 3nm of HfO 2. After ALD growth all our devices show a dramatic improvement in mobility, sometimes by more than three orders of magnitude, Fig. S1b. We also note that due to the small thickness of HfO 2 compared to SiO 2, the capacitive coupling between the back-gate the the MoS 2 channel is not likely to significantly change due to HfO 2 deposition. nature nanotechnology 3
4 supplementary information doi: 1.138/nnano Local gates After the HfO 2 deposition by ALD, local gates are fabricated using another electron beam lithography step followed by deposition of Cr/Au or Ti/Au. On most of the devices we find negligible gate leakage currents, less than 2pA/µm 2 in the ±3V voltage range. Leakage currents through the top and bottom gate for the top gate sweep shown on Fig 3. in the manuscript are shown here on Fig. S3. a 2. b 3 Top Gate Leakage I tg (1-12 A) Bottom Gate Leakavge I bg (1-12 A) Top Gate Voltage V tg (V) Top Gate Voltage V tg (V) Figure S3. Top and bottom gate leakage during the top gate voltage sweep from the main manuscript. Even though the device presented in the main manuscript was fabricated using Au electrodes, we have also reproduced similar high mobility and current on/off ratio in device with Ti/Au contacts, shown here on Fig S4. 4 nature nanotechnology
5 doi: 1.138/nnano supplementary information a I ds (A) V ds =1mV V bg = I On /I Off ~ V tg (V) b I ds (1-9 A) V tg =-.4 V V tg =.4 V tg =.8 V tg =1.2 V tg =1.6 V bg = V ds (1-3 V) Figure S4. Single-layer device with Ti/Au contacts. a I ds-v tg characteristics. b I ds-v ds curves for different top gate voltages. Characteristics of other functioning devices are summarized in the following table. Device N Mobility label layers Contacts ALD growth (cm 2 /Vs) I On /I Off 73-5i Au July 28, j Au July 28, > j Au July 28, >47 1 Ti/Au July 3, Ti/Au July 3, > Ti/Au July 3, nature nanotechnology 5
6 supplementary information doi: 1.138/nnano References 1 Novoselov, K. S. et al. Electric Field Effect in Atomically Thin Carbon Films. Science 36, (24). 2 Benameur, M., Radisavljevic, B., Sahoo, S., Berger, H. & Kis, A. Visibility of dichalcogenide nanolayers. Cond-mat, (21). 3 Ishigami, M., Chen, J. H., Cullen, W. G., Fuhrer, M. S. & Williams, E. D. Atomic Structure of Graphene on SiO2. Nano Lett. 7, , doi: (27). 4 Hausmann, D. M., Kim, E., Becker, J. & Gordon, R. G. Atomic layer deposition of hafnium and zirconium oxides using metal amide precursors. Chem. Mat. 14, , doi:doi 1.121/Cm2357x (22). 6 nature nanotechnology
Lateral epitaxial growth of two-dimensional layered semiconductor heterojunctions
Lateral epitaxial growth of two-dimensional layered semiconductor heterojunctions Xidong Duan, Chen Wang, Jonathan Shaw, Rui Cheng, Yu Chen, Honglai Li, Xueping Wu, Ying Tang, Qinling Zhang, Anlian Pan,
More informationAtomic Layer Deposition of Novel High Dielectric Constant Materials
Atomic Layer Deposition of Novel High Dielectric Constant Materials Adam Kueltzo # & Julie Lam * Thornton Fractional North High School # and Maine East High School * August 2, 2007 University of Illinois
More informationHigh Performance Lithium Battery Anodes Using Silicon Nanowires
Supporting Online Materials For High Performance Lithium Battery Anodes Using Silicon Nanowires Candace K. Chan, Hailin Peng, Gao Liu, Kevin McIlwrath, Xiao Feng Zhang, Robert A. Huggins and Yi Cui * *To
More informationPrecursors with Metal-Nitrogen Bonds for ALD of Metals, Nitrides and Oxides
Precursors with Metal-Nitrogen Bonds for ALD of Metals, Nitrides and Oxides Abstract Roy Gordon Gordon@chemistry.harvard.edu, Cambridge, MA To achieve ALD s unique characteristics, ALD precursors must
More informationHigh-Resolution, Electrohydrodynamic Inkjet Printing of Stretchable, Metal Oxide Semiconductor Transistors with High Performances
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2016 ` Electronic Supplementary Information High-Resolution, Electrohydrodynamic Inkjet Printing of
More informationSupporting Information
Supporting Information Controlled Vapor Phase Growth of Single Crystalline, Two-Dimensional GaSe Crystals with High Photoresponse Xufan Li, Ming-Wei Lin, Alexander A. Puretzky, Juan C. Idrobo, Cheng Ma,
More informationGrowth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications
Journal of ELECTRONIC MATERIALS, Vol. 31, No. 5, 2002 Special Issue Paper Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems
More information350 C for 8 hours in argon atmosphere. Supplementary Figures. Supplementary Figure 1 High-temperature annealing of BP flakes on SiO 2.
Supplementary Figures Supplementary Figure 1 High-temperature annealing of BP flakes on SiO 2. (a-d) The optical images of three BP flakes on a SiO 2 substrate before (a,b) and after annealing (c,d) at
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationAligned Carbon Nanofibre-Polymer Composite Membranes. CNT Growth and Manipulation. Eleanor Campbell Dept. of Physics, Göteborg University
Aligned Carbon Nanofibre-Polymer Composite Membranes CNT Growth and Manipulation Eleanor Campbell Dept. of Physics, Göteborg University Plasma CVD Growth Polymer/Nanofibre Composite Low ambient temperature
More informationVisualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor
Visualization and Control of Particulate Contamination Phenomena in a Plasma Enhanced CVD Reactor Manabu Shimada, 1 Kikuo Okuyama, 1 Yutaka Hayashi, 1 Heru Setyawan, 2 and Nobuki Kashihara 2 1 Department
More information11:30 AM - C4.4 Chemical Vapor Deposition of Cobalt Nitride and Its Application as an Adhesion-enhancing Layer for Advanced Copper Interconnects
2012-04-11 SYMPOSIUM C 11:30 AM - C4.4 Chemical Vapor Deposition of Cobalt Nitride and Its Application as an Adhesion-enhancing Layer for Advanced Copper Interconnects Jing Yang 1, Harish B. Bhandari 1,
More informationCombinatorial RF Magnetron Sputtering for Rapid Materials Discovery: Methodology and Applications
Combinatorial RF Magnetron Sputtering for Rapid Materials Discovery: Methodology and Applications Philip D. Rack,, Jason D. Fowlkes, and Yuepeng Deng Department of Materials Science and Engineering University
More informationA New Liquid Precursor for Pure Ruthenium Depositions. J. Gatineau, C. Dussarrat
1.1149/1.2727414, The Electrochemical Society A New Liquid Precursor for Pure Ruthenium Depositions J. Gatineau, C. Dussarrat Air Liquide Laboratories, Wadai 28, Tsukuba city, Ibaraki Prefecture, 3-4247,
More informationField Effect Transistors Based on Van-der-Waals. Grown and Dry Transferred All-Inorganic
Supporting Information for Field Effect Transistors Based on Van-der-Waals Grown and Dry Transferred All-Inorganic Perovskites Ultrathin Platelets Chengxue Huo #, Xuhai Liu #, Xiufeng Song, Ziming Wang,
More informationElectrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric
Electrical Characteristics of Rare Earth (La, Ce, Pr and Tm) Oxides/Silicates Gate Dielectric K. Matano 1, K. Funamizu 1, M. Kouda 1, K. Kakushima 2, P. Ahmet 1, K. Tsutsui 2, A. Nishiyama 2, N. Sugii
More informationLow temperature deposition of thin passivation layers by plasma ALD
1 Low temperature deposition of thin passivation layers by plasma ALD Bernd Gruska, SENTECH Instruments GmbH, Germany 1. SENTECH in brief 2. Low temperature deposition processes 3. SENTECH SI ALD LL System
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationJournal of Chemical and Pharmaceutical Research, 2017, 9(1): Research Article
Available online www.jocpr.com Journal of Chemical and Pharmaceutical Research, 2017, 9(1):163-167 Research Article ISSN : 0975-7384 CODEN(USA) : JCPRC5 Synthesis and Characterization of Carbon Nano Spheres
More informationAtomic Layer Deposition of High-k k Dielectric and Metal Gate Stacks for MOS Devices
International Conference on Characterization and Metrology for ULSI Technology March 15-18, 2005 Atomic Layer Deposition of High-k k Dielectric and Metal Gate Stacks for MOS Devices Yoshi Senzaki, Kisik
More informationVLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents UNIT I INTRODUCTION: Introduction to IC Technology MOS, PMOS, NMOS, CMOS & BiCMOS technologies. BASIC ELECTRICAL PROPERTIES : Basic Electrical
More informationControlled Growth, Patterning and Placement of Carbon Nanotube Thin Films
Controlled Growth, Patterning and Placement of Carbon Nanotube Thin Films V. K. Sangwan a,b * #, V. W. Ballarotto b, D. R. Hines b, M. S. Fuhrer a, and E. D. Williams a,b a Center for Nanophysics and Advanced
More informationFiji Thermal and Plasma Atomic Layer Deposition System (ALD) By Ultratech (Cambridge)
Fiji Thermal and Plasma Atomic Layer Deposition System (ALD) By Ultratech (Cambridge) PREPARED BY: You-Sheng (Wilson) Lin, Nanolab Staff 7-30-2013 Superusers: Steve Franz You-Sheng Lin Max Ho X68923 X68923
More informationArticle (peer-reviewed)
Title Author(s) Electrical characterization of top-gated molybdenum disulfide fieldeffect-transistors with high-k dielectrics Bolshakov, Pavel; Zhao, Peng; Azcatl, Angelica; Hurley, Paul K.; Wallace, Robert
More informationMorphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(100) Substrate
Morphology of Thin Aluminum Film Grown by DC Magnetron Sputtering onto SiO 2 on Si(1) Substrate Fan Wu Microelectronics Center, Medtronic Inc., Tempe, AZ 85261 James E. Morris Department of Electrical
More informationSlow DNA Transport through Nanopores in Hafnium Oxide Membranes
Slow DNA Transport through Nanopores in Hafnium Oxide Membranes Joseph Larkin, Robert Henley, David C. Bell, Tzahi Cohen-Karni, # Jacob K. Rosenstein, and Meni Wanunu * Departments of Physics and Chemistry/Chemical
More informationHOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:
HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,
More informationSupporting Information
Supporting Information Fast-Response, Sensitivitive and Low-Powered Chemosensors by Fusing Nanostructured Porous Thin Film and IDEs-Microheater Chip Zhengfei Dai,, Lei Xu,#,, Guotao Duan *,, Tie Li *,,
More informationTHE PENNSYLVANIA STATE UNIVERSITY SCHREYER HONORS COLLEGE DEPARTMENT OF ENGINEERING SCIENCE AND MECHANICS
THE PENNSYLVANIA STATE UNIVERSITY SCHREYER HONORS COLLEGE DEPARTMENT OF ENGINEERING SCIENCE AND MECHANICS A STUDY OF BIASED TARGET ION BEAM DEPOSITED DIELECTRIC OXIDES FELIX ARONOVICH FALL 2013 A thesis
More informationActivation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C
Japanese Journal of Applied Physics Vol. 44, No. 3, 2005, pp. 1186 1191 #2005 The Japan Society of Applied Physics Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon
More informationSupplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2
Supplementary Figure S1 Crystal structure of the conducting filaments in sputtered SiO 2 based devices. (a) TEM image of the conducting filament in a SiO 2 based memory device used for SAED analysis. (b)
More informationFacet-Selective Epitaxy of Compound Semiconductors on
Supporting Information For: Facet-Selective Epitaxy of Compound Semiconductors on Faceted Silicon Nanowires Max N. Mankin, Robert W. Day, Ruixuan Gao, You-Shin No, Sun-Kyung Kim, Arthur A. McClelland,
More informationcommunications
communications www.materialsviews.com Flash Memory Floating Gate Memory-based Monolayer MoS 2 Transistor with Metal Nanocrystals Embedded in the Gate Dielectrics Jingli Wang, Xuming Zou, Xiangheng Xiao,
More informationA New High-k Transistor Technology Implemented in Accordance with the 55nm Design Rule Process
A New High-k Transistor Technology Implemented in Accordance with the 55nm Design Rule Process FUKASE Tadashi, NAKAHARA Yasushi, TAKAHASHI Toshifumi, IMAI Kiyotaka Abstract NEC Electronics has developed
More informationOligomer-Coated Carbon Nanotube Chemiresistive Sensors for Selective Detection of Nitroaromatic Explosives
Supporting information for Oligomer-Coated Carbon Nanotube Chemiresistive Sensors for Selective Detection of Nitroaromatic Explosives Yaqiong Zhang, Miao Xu, Benjamin R. Bunes, Na Wu, Dustin E. Gross,,
More informationHei Wong.
Defects and Disorders in Hafnium Oxide and at Hafnium Oxide/Silicon Interface Hei Wong City University of Hong Kong Email: heiwong@ieee.org Tokyo MQ2012 1 Outline 1. Introduction, disorders and defects
More informationTowards scalable fabrication of high efficiency polymer solar cells
Towards scalable fabrication of high efficiency polymer solar cells Hui Joon Park 2*, Myung-Gyu Kang 1**, Se Hyun Ahn 3, Moon Kyu Kang 1, and L. Jay Guo 1,2,3 1 Department of Electrical Engineering and
More informationSelective atomic layer deposition of zirconium oxide on copper patterned silicon substrate
Selective atomic layer deposition of zirconium oxide on copper patterned silicon substrate Jaya Parulekar, Department of Chemical and Biological Engineering, Illinois Institute of Technology, Chicago,
More informationInterface Structure and Charge Trapping in HfO 2 -based MOSFETS
Interface Structure and Charge Trapping in HfO 2 -based MOSFETS MURI - ANNUAL REVIEW, 13 and 14 th May 2008 S.K. Dixit 1, 2, T. Feng 6 X.J. Zhou 3, R.D. Schrimpf 3, D.M. Fleetwood 3,4, S.T. Pantelides
More informationA discussion of crystal growth, lithography, etching, doping, and device structures is presented in
Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW
More informationMOS Gate Dielectrics. Outline
MOS Gate Dielectrics Outline Scaling issues Technology Reliability of SiO 2 Nitrided SiO 2 High k dielectrics 42 Incorporation of N or F at the Si/SiO 2 Interface Incorporating nitrogen or fluorine instead
More informationMater. Res. Soc. Symp. Proc. Vol Materials Research Society
Mater. Res. Soc. Symp. Proc. Vol. 940 2006 Materials Research Society 0940-P13-12 A Novel Fabrication Technique for Developing Metal Nanodroplet Arrays Christopher Edgar, Chad Johns, and M. Saif Islam
More informationLecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4
Lecture 4 Oxidation (applies to Si and SiC only) Reading: Chapter 4 Introduction discussion: Oxidation: Si (and SiC) Only The ability to grow a high quality thermal oxide has propelled Si into the forefront
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationLarge-area Epitaxial Monolayer MoS 2
Large-area Epitaxial Monolayer MoS 2 Dumitru Dumcenco 1, Dmitry Ovchinnikov 1, Kolyo Marinov 1, Oriol Lopez-Sanchez 1, Daria Krasnozhon 1, Ming-Wei Chen 1, Philippe Gillet 2, Anna Fontcuberta i Morral
More informationState of the art quality of a GeOx interfacial passivation layer formed on Ge(001)
APPLICATION NOTE State of the art quality of a Ox interfacial passivation layer formed on (001) Summary A number of research efforts have been made to realize Metal-Oxide-Semiconductor Field Effect Transistors
More informationProject III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS
Project III. 4: THIN FILM DEVICES FOR LARGE AREA ELECTRONICS Project leader: Dr D.N. Kouvatsos Collaborating researchers from other projects: Dr D. Davazoglou Ph.D. candidates: M. Exarchos, L. Michalas
More informationALD and CVD of Copper-Based Metallization for. Microelectronic Fabrication. Department of Chemistry and Chemical Biology
ALD and CVD of Copper-Based Metallization for Microelectronic Fabrication Yeung Au, Youbo Lin, Hoon Kim, Zhengwen Li, and Roy G. Gordon Department of Chemistry and Chemical Biology Harvard University Introduction
More informationSemiconductor Technology
Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................
More informationCMOS FABRICATION. n WELL PROCESS
CMOS FABRICATION n WELL PROCESS Step 1: Si Substrate Start with p- type substrate p substrate Step 2: Oxidation Exposing to high-purity oxygen and hydrogen at approx. 1000 o C in oxidation furnace SiO
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More informationEXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES
EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES G. Fortunato, A. Pecora, L. Maiolo, M. Cuscunà, D. Simeone, A. Minotti, and L. Mariucci CNR-IMM,
More informationAtomic layer deposition of thin hafnium oxide films using a carbon free precursor
JOURNAL OF APPLIED PHYSICS VOLUME 93, NUMBER 1 1 JANUARY 2003 Atomic layer deposition of thin hafnium oxide films using a carbon free precursor J. F. Conley, Jr., a) Y. Ono, D. J. Tweet, and W. Zhuang
More informationFabrication and Layout
ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide
More informationby oxidation scanning probe lithography Switzerland
Direct fabrication of thin layer MoS 2 field-effect nanoscale transistors by oxidation scanning probe lithography Francisco M. Espinosa 1, Yu K. Ryu 1, Kolyo Marinov 2, Dumitru Dumcenco 2, Andras Kis 2
More informationThermal Annealing Effects on the Thermoelectric and Optical Properties of SiO 2 /SiO 2 +Au Multilayer Thin Films
American Journal of Materials Science 2015, 5(3A): 31-35 DOI: 10.5923/s.materials.201502.05 Thermal Annealing Effects on the Thermoelectric and Optical Properties of SiO 2 /SiO 2 +Au Multilayer Thin Films
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2011
Lecture Outline EE C245 ME C218 Introduction to MEMS Design Fall 2011 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720
More informationSupporting Online Material for
www.sciencemag.org/cgi/content/full/326/5949/116/dc1 Supporting Online Material for Preferential Growth of Single-Walled Carbon Nanotubes with Metallic Conductivity Avetik R. Harutyunyan,* Gugang Chen,
More informationProcess steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers
Process steps for Field Emitter devices built on Silicon wafers And 3D Photovoltaics on Silicon wafers David W. Stollberg, Ph.D., P.E. Research Engineer and Adjunct Faculty GTRI_B-1 Field Emitters GTRI_B-2
More informationMaterials Characterization
Materials Characterization C. R. Abernathy, B. Gila, K. Jones Cathodoluminescence (CL) system FEI Nova NanoSEM (FEG source) with: EDAX Apollo silicon drift detector (TE cooled) Gatan MonoCL3+ FEI SEM arrived
More informationNanotransfer Printing of Organic and Carbon Nanotube Thin-Film Transistors on Plastic Substrates
Nanotransfer Printing of Organic and Carbon Nanotube Thin-Film Transistors on Plastic Substrates D. R. Hines, S. Mezhenny, M. Breban and E. D. Williams a) Laboratory for Physical Sciences and Department
More informationHigh Rate Growth of SiO 2 by Thermal ALD Using Tris(dimethylamino)silane
High Rate Growth of SiO 2 by Thermal ALD Using Tris(dimethylamino)silane and Ozone Guo Liu, Ritwik Bhatia, Eric W. Deguns, Mark J. Dalberth, Mark J. Sowa, Adam Bertuch, Laurent Lecordier, Ganesh Sundaram,
More informationCorrelation Between Energy Gap and Defect Formation of Al Doped Zinc Oxide on Carbon Doped Silicon Oxide
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS Vol. 15, No. 4, pp. 207-212, August 25, 2014 Regular Paper pissn: 1229-7607 eissn: 2092-7592 DOI: http://dx.doi.org/10.4313/teem.2014.15.4.207 Correlation
More informationMOS Front-End. Field effect transistor
MOS Front-End Back-end Transistor Contact Front-end p-well STI n-well Front-end-of-line includes substrate, isolation, wells, transistor, silicide Field effect transistor MOSFET: Metal-Oxide-Semiconductor
More informationFabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical Vapor Deposition
Mat. Res. Soc. Symp. Proc. Vol. 784 2004 Materials Research Society C7.7.1 Fabrication of Ru/Bi 4-x La x Ti 3 O 12 /Ru Ferroelectric Capacitor Structure Using a Ru Film Deposited by Metalorganic Chemical
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationNon-contractual document, specifications subject to change without notice.
1 ANNEALSYS designs and manufactures Rapid Thermal Processing (RTA, RTCVD) Direct Liquid Injection (DLI-CVD, DLI-ALD) systems for research laboratories and companies for semiconductor, MEMS, nanotechnologies,
More informationMOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY
Mat. Res. Soc. Symp. Vol. 611 2000 Materials Research Society MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY Pushkar Ranade, Yee-Chia Yeo, Qiang Lu, Hideki Takeuchi, Tsu-Jae King, Chenming
More informationPARAMETER EFFECTS FOR THE GROWTH OF THIN POROUS ANODIC ALUMINUM OXIDES
10.1149/1.2794473, The Electrochemical Society PARAMETER EFFECTS FOR THE GROWTH OF THIN POROUS ANODIC ALUMINUM OXIDES S. Yim a, C. Bonhôte b, J. Lille b, and T. Wu b a Dept. of Chem. and Mat. Engr., San
More informationSupporting Information
Supporting Information Experimental Methods Pt ALD. The precursor used for ALD was trimethyl-methylcyclopentadienyl-platinum(iv) (MeCpPtMe 3 ) (Strem Chemicals, 99%), which has been widely reported for
More informationSupporting Information. Electrochemical Formation of a p-n Junction on Thin Film Silicon Deposited in Molten Salt
Supporting Information Electrochemical Formation of a p-n Junction on Thin Film Silicon Deposited in Molten Salt Xingli Zou, Li Ji, Xiao Yang, Taeho Lim, Edward T. Yu, and Allen J. Bard Experimental section
More informationSemiconductor Device Fabrication Study
Proceedings of The National Conference on Undergraduate Research (NCUR) 2003 University of Utah, Salt Lake City, Utah March 13-15, 2003 Semiconductor Device Fabrication Study Tsung-Ta Ho and Michael R.
More informationChemistry and Materials Research ISSN (Print) ISSN (Online) Vol.3 No.4, 2013
Fabrication and Electrical characteristic of quaternary ultrathin HfTiErO thin films for MOS devices grown by rf sputtering Murad Ali Khaskheli 1,4, Ping Wu 1*, Amir Mahmood Soomro 3, Matiullah Khan 2
More informationSchottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers
Schottky-Barrier-Height Modulation of Ni Silicide/Si Contacts by Insertion of Thin Er or Pt Layers Yoshihisa Ohishi 1, Kohei Noguchi 1, Kuniyuki Kakushima 2, Parhat Ahmet 1, Kazuo Tsutsui 2, Nobuyuki Sugii
More informationNagatsuta, Midori-ku, Yokohama , Japan. Technology, 4259-S2-20 Nagatsuta, Midori-ku, Yokohama , Japan
Improvement of Interface Properties of W/La O 3 /Si MOS Structure Using Al Capping Layer K. Tachi a, K. Kakushima b, P. Ahmet a, K. Tsutsui b, N. Sugii b, T. Hattori a, and H. Iwai a a Frontier Collaborative
More informationSchottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts
Schottky Tunnel Contacts for Efficient Coupling of Photovoltaics and Catalysts Christopher E. D. Chidsey Department of Chemistry Stanford University Collaborators: Paul C. McIntyre, Y.W. Chen, J.D. Prange,
More informationThis journal is The Royal Society of Chemistry S 1
2013 S 1 Thermochemical analysis on the growth of NiAl 2 O 4 rods Sang Sub Kim, a Yong Jung Kwon, b Gunju Sun, a Hyoun Woo Kim,* b and Ping Wu* c a Department of Materials Science and Engineering, Inha
More informationAtomic Oxygen-Resistant, Static-Dissipative, Pinhole-Free Coatings for Spacecraft
Physical Sciences Inc. VG10-109 Atomic Oxygen-Resistant, Static-Dissipative, Pinhole-Free Coatings for Spacecraft Michelle T. Schulberg, Robert H. Krech, Frederick S. Lauten Physical Sciences Inc. Roy
More informationLecture Day 2 Deposition
Deposition Lecture Day 2 Deposition PVD - Physical Vapor Deposition E-beam Evaporation Thermal Evaporation (wire feed vs boat) Sputtering CVD - Chemical Vapor Deposition PECVD LPCVD MVD ALD MBE Plating
More informationLEAKAGE CURRENT REDUCTION OF MOS CAPACITOR INDUCED BY RAPID THERMAL PROCESSING
University of Kentucky UKnowledge University of Kentucky Master's Theses Graduate School 2010 LEAKAGE CURRENT REDUCTION OF MOS CAPACITOR INDUCED BY RAPID THERMAL PROCESSING Yichun Wang University of Kentucky,
More informationElevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide
Elevated-Metal Metal-Oxide Thin-Film Transistors Based on Indium-Tin-Zinc Oxide Zhihe XIA,2, Lei LU,2,3, Jiapeng LI,2, Zhuoqun FENG,2, Sunbin DENG,2, Sisi WANG,2, Hoi-Sing KWOK,2,3 and Man WONG*,2 Department
More informationPreparation of Bi-Based Ternary Oxide Photoanodes, BiVO 4,
Preparation of Bi-Based Ternary Oxide Photoanodes, BiVO 4, Bi 2 WO 6 and Bi 2 Mo 3 O 12, Using Dendritic Bi Metal Electrodes Donghyeon Kang, a, Yiseul Park, a, James C. Hill, b and Kyoung-Shin Choi a,*
More informationVertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization
Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization Researcher: Kunbae (Kevin) Noh, Graduate Student, MAE Dept. and CMRR Collaborators: Leon Chen,
More informationGrids for Applications in High-Temperature High- Resolution Transmission Electron Microscopy
Grids for Applications in High-Temperature High- Resolution Transmission Electron Microscopy The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story
More informationThin. Smooth. Diamond.
UNCD Wafers Thin. Smooth. Diamond. UNCD Wafers - A Family of Diamond Material UNCD is Advanced Diamond Technologies (ADT) brand name for a family of thin fi lm diamond products. UNCD Aqua The Aqua series
More informationThin-film transistors fabricated using sputter deposition of zno
Rochester Institute of Technology RIT Scholar Works Theses Thesis/Dissertation Collections 3-7-2013 Thin-film transistors fabricated using sputter deposition of zno Nan Xiao Follow this and additional
More informationSimple method for formation of nanometer scale holes in membranes. E. O. Lawrence Berkeley National Laboratory, Berkeley, CA 94720
Simple method for formation of nanometer scale holes in membranes T. Schenkel 1, E. A. Stach, V. Radmilovic, S.-J. Park, and A. Persaud E. O. Lawrence Berkeley National Laboratory, Berkeley, CA 94720 When
More informationSurface Chemistry and Electrical Properties of Germanium Nanowires
1 Surface Chemistry and Electrical Properties of Germanium Nanowires Dunwei Wang, Ying-Lan Chang, Qian Wang, Jien Cao, Damon Farmer, Roy Gordon and Hongjie Dai * Department of Chemistry, Stanford University,
More informationAC Reactive Sputtering with Inverted Cylindrical Magnetrons
AC Reactive Sputtering with Inverted Cylindrical Magnetrons D.A. Glocker, Isoflux Incorporated, Rush, NY; and V.W. Lindberg and A.R. Woodard, Rochester Institute of Technology, Rochester, NY Key Words:
More information2. High Efficiency Crystalline Si Solar Cells
2 High Efficiency Crystalline Si Solar Cells Students: Karthick Murukesan, Sandeep S S, Meenakshi Bhaisare, Bandana Singha, Kalaivani S and Ketan Warikoo Faculty members: Anil Kottantharayil, B M Arora,
More informationSputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays
ELECTRONICS Sputtering Target of Oxide Semiconductor with High Electron Mobility and High Stability for Flat Panel Displays Miki MIYANAGA*, Kenichi WATATANI, and Hideaki AWATA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
More informationAl 2 O 3 SiO 2 stack with enhanced reliability
Al 2 O 3 SiO 2 stack with enhanced reliability M. Lisiansky, a A. Fenigstein, A. Heiman, Y. Raskin, and Y. Roizin Tower Semiconductor Ltd., P.O. Box 619, Migdal HaEmek 23105, Israel L. Bartholomew and
More informationAdvanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment
Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS 6: New Materials, Processes, and Equipment Editors: E. P. Gusev Qualcomm MEMS Technologies San Jose, California, USA D-L. Kwong
More informationConductivity switching of labyrinth metal films at the percolation threshold
Journal of Physics: Conference Series PAPER OPEN ACCESS Conductivity switching of labyrinth metal films at the percolation threshold To cite this article: M G Gushchin et al 2018 J. Phys.: Conf. Ser. 951
More informationLecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
More informationFrom microelectronics down to nanotechnology.
From microelectronics down to nanotechnology sami.franssila@tkk.fi Contents Lithography: scaling x- and y-dimensions MOS transistor physics Scaling oxide thickness (z-dimension) CNT transistors Conducting
More informationNew Materials as an enabler for Advanced Chip Manufacturing
New Materials as an enabler for Advanced Chip Manufacturing Drive Innovation, Deliver Excellence ASM International Analyst and Investor Technology Seminar Semicon West July 10 2013 Outline New Materials:
More informationfor New Energy Materials and Devices; Beijing National Laboratory for Condense Matter Physics,
Electronic Supplementary Information Highly efficient core shell CuInS 2 /Mn doped CdS quantum dots sensitized solar cells Jianheng Luo, a Huiyun Wei, a Qingli Huang, a Xing Hu, a Haofei Zhao, b Richeng
More informationApplication of ultra-thin aluminum oxide etch mask made by atomic layer deposition technique
IOP Publishing Journal of Physics: Conference Series 61 (2007) 369 373 doi:10.1088/1742-6596/61/1/074 International Conference on Nanoscience and Technology (ICN&T 2006) Application of ultra-thin aluminum
More informationMCC. NANO PMMA and Copolymer
MCC PRODUCT ATTRIBUTES NANO and Submicron linewidth control (polymethyl methacrylate) is a versatile polymeric material that is well suited Sub 0.1µm imaging for many imaging and non-imaging microelectronic
More information