The Shift to Copper Wire Bonding
|
|
- Nigel Warner
- 5 years ago
- Views:
Transcription
1 The Shift to Copper Wire Bonding E. Jan Vardaman President TechSearch International, Inc.
2 1/3/06 3/4/06 5/3/06 7/2/06 8/31/06 10/30/06 12/29/06 2/27/07 4/28/07 6/27/07 8/26/07 10/25/07 12/24/07 2/22/08 4/22/08 6/21/08 8/20/08 10/19/08 12/18/08 2/16/09 4/17/09 6/16/09 8/15/09 10/14/09 12/13/09 2/11/10 4/12/10 6/11/10 8/10/10 10/9/10 12/8/10 2/6/11 4/7/11 6/6/11 8/5/11 US$ / Troy Ounce Drivers for Cu Wire Bonding Cost, cost, and cost Gold price moved to all time high: Hit around $1,800/oz in Sept Copper: $3.81/lb Early adoption for power devices electrical and thermal properties Source: London Gold Market Fixing, Ltd.
3 QFN Assembly Price Trends Source: TechSearch International, Inc
4 Advantages of Cu WB: Reduced Intermetallic Growth Source: Renesas Electronics Corp. Slow intermetallic growth particularly beneficial for automotive applications.
5 Challenges of Cu Wire Bonding Mechanical properties: Cu hardness causes pad splash, damage to underlying structures Chemical properties: oxidation requires inert environment, interaction with mold compounds Equipment, process, material changes Capillaries Inert gas at EFO Mold compound, pad metallurgy Throughput and yield Capillary lifetime Capillary MTBA
6 Types of Copper Wire Bare Copper Pd Coated Copper Gold Cost of Material Low Higher than Cu, depends on Pd price Extremely High Cost of Wire Manufacturing Higher than Gold Much higher than Copper Low Bonding Gas Forming Gas Forming Gas or N 2 None FAB Hardness Harder than Gold Harder than bare Copper Low 1 st Bond Process Narrow window Narrower window, higher risk of cratering than bare Copper Very Robust 2 nd Bond Process Proven Successful Better than bare Copper Very Robust Reliability (Molded Pkg) Meets Requirement Same or better than bare Copper Proven Good Source: Heraeus and K&S. Organic-coated copper: sampling for N 2 or forming gas. Page 6
7 Factors in Copper HAST Reliability Source: Hitachi Chemical
8 Low end: Markets for Cu Wire Bonding Low lead counts Larger wire diameters (>25μm) Bare Cu wire Leadframe packages QFN, QFP, SO Mid-range: Lead counts to 600 or above Wire diameters down to 18μm in production Pd-coated Cu wire BGA packages High-end, stacked die, DRAM Typically still gold
9 Market Adoption Major contract assembly houses are increasing purchases of copper wire bonders SEMI survey reports 72% of companies are considering switching new products to copper wire Amkor in production for 5 years, with > 60 customers and nearly 300 devices including 65 and 45nm low-k, leadframe and laminate ASE continues major push to Cu wire Japanese companies starting to adopt Cu wire. Fujitsu needs to confirm manufacturing throughput and stable bond quality Some companies are still calculating the total cost of the conversion of Cu, and conversion will depend on additional silicon cost as well as the cost of re-qualification
10 Growth in Copper Wire Bonding Cu wire bond shipments increased from 1.6% of all wire shipments in 2007 to 5.8% of shipments in 2009 K&S projected Cu wire would be 10% of total wire shipments in Tanaka Denshi Kogyo reports sales of copper bonding wire in the first half of 2010 were 9 times the volume in the first half of 2008 Heraeus is engaged with almost every IC assembly house for copper conversion. This shift [to copper] is showing no signs of slowing down.
11 ASE Cu Wire Bond Shipments Shipments by Packaging Revenue Shipments by Packaging Application SO 5% FBGA 14% Networkin g 4% Memory 5% QFN 31% PBGA 24% Communic ation 27% Comsumer 48% QFP 26% Computer 16% Source: ASE
12 ASE Cu Wire Bond Shipments 0.18um 18% Shipments by node >0.25um 13% 45nm 2% 65um 10% 90nm 25% 0.9mil 11% Shipments by wire diameter 1.0mil 18% 1.2mil 2% >1.5mil 1% 0.7mil 17% 0.13um 32% 0.8mil 51% Source: ASE
13 Conclusions Data from assemblers show leadframe packages, specifically QFPs, were implemented in Cu first Some companies project 30 to 50% of all their packages will use Cu wire by the end of 2011 Gold wire expected to remain in legacy products and automotive packages, stacked die Companies developing solutions to improve yield and qualify Cu instead of Au Movement to Cu wire bond will continue
14 Thank you for your attention!
Copper Wire Bonding: the Last Frontier of Cost Savings. Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012
Copper Wire Bonding: the Last Frontier of Cost Savings Bernd K Appelt Business Development ASE (U.S.) Inc. April 11, 2012 Outline Introduction Fundamental Study Reliability Study Monitoring Data High Volume
More informationCritical Barriers Associated with Copper Bonding Wire. William (Bud) Crockett Jr.
Critical Barriers Associated with Copper Bonding Wire William (Bud) Crockett Jr. w-crockett@ml.tanaka.co.jp May 2015 1980s, wire bonding was supposed to be replaced by tape automated bonding (TAB) In Global
More informationCu Wire Bonding Survey Results. inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011
Cu Wire Bonding Survey Results inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011 Outline About inemi Project Overview Survey Mechanism Survey Respondents Survey Results Technology Adoption Status
More informationCopper Wire Packaging Reliability for Automotive and High Voltage
Copper Wire Packaging Reliability for Automotive and High Voltage Tu Anh Tran AMPG Package Technology Manager Aug.11.2015 TM External Use Agenda New Automotive Environments Wire Bond Interconnect Selection
More informationFigure 1 Copper vs Gold Wire Savings
An Update on High Volume Copper Ball Bonding By Lee Levine, Sr. MTS, Advanced Packaging Phone 215-784-6036, Fax 215-659-7588, llevine@kns.com And Michael Deley, Director, Ball Bonder Marketing Phone 215-784-6738,
More informationCopper Wire Bonding Concerns and Best Practices
Journal of ELECTRONIC MATERIALS, Vol. 42, No. 8, 2013 DOI: 10.1007/s11664-013-2576-1 Ó 2013 TMS Copper Wire Bonding Concerns and Best Practices PREETI CHAUHAN, 1,3 Z.W. ZHONG, 2 and MICHAEL PECHT 1 1.
More informationMATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS
MATERIAL NEEDS AND RELIABILITY CHALLENGES IN AUTOMOTIVE PACKAGING UNDER HARSH CONDITIONS Varughese Mathew NXP Semiconductors 6501 William Cannon Drive, Austin TX, USA Automotive Innovation Driven by Electronics
More informationProject Proposal. Cu Wire Bonding Reliability Phase 3 Planning Webinar. Peng Su June 6, 2014
Project Proposal Cu Wire Bonding Reliability Phase 3 Planning Webinar Peng Su June 6, 2014 Problem Statement Background Work of the inemi Cu wire reliability project identified that bonding quality and
More informationOutline. Market Size Industry Trends Material Segment Trends China Summary. Packaging Materials Market Trends, Issues and Opportunities
Packaging Materials Market Trends, Issues and Opportunities Dan Tracy Sr. Director Industry Research SEMI 8 th December 2015 Outline Market Size Industry Trends Material Segment Trends China Summary 1
More informationChoosing the Correct Capillary Design for Fine Pitch, BGA Bonding
Choosing the Correct Capillary Design for Fine Pitch, BGA Bonding Lee Levine, Principal Engineer phone 215-784-6036, fax 215-784-6402, email: llevine@kns.com and Michael J. Sheaffer, Director Technical
More informationCost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology
Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology by Meenakshi Prashant, Seung Wook Yoon, Yaojian LIN and Pandi C. Marimuthu STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442
More informationSemiconductor IC Packaging Technology Challenges: The Next Five Years
SPAY025 May 2006 White Paper Mario A. Bolanos, Director Semiconductor Group Packaging Technology Development, Texas Instruments In the era of communications and entertainment, growth of consumer electronics
More informationPackage Qualification Report
Package Qualification Report Reliability By Design Qualification Description: The information contained herein represents proof of Reliability and Performance of the Package Series listed below in accordance
More information3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan
3D Package Technologies Review with Gap Analysis for Mobile Application Requirements Apr 22, 2014 STATS ChipPAC Japan T.Nishio Contents Package trends and roadmap update Advanced technology update Fine
More informationMTS Semiconductor Solution
MTS 0 unplanned down time Solution Lowest operating Cost Solution Energy saving Solution Equipment Fine Pitch and UPH Upgrade solution Quality & Yield Improvement Solution Reliability Enhancement Solution
More informationInnovative MID Plating Solutions
Innovative MID Plating Solutions High Reliability Wire Bond Technique for MIDs Jordan Kologe MacDermid Electronics Solutions jkologe@macdermid.com 1 MacDermid: Specialty Chemical Solutions Over 2000 Worldwide
More informationBonding Wires for Semiconductor Technology
Bonding Wires for Semiconductor Technology Contents History 4 Superior Bonding Wire Technology 5 Research & Development 6 Bonding Wire Technology Laboratory & Applications 7 Commitment to Product and Service
More informationWire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017
Amkor Technology, Inc. White Paper Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Abstract Expanding its ChipArray Ball Grid Array (CABGA) package form factor miniaturization
More informationNovel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima
Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.
More informationAnalog, MEMS and Sensor Group (AMS)
05-13-2015 Report ID 2015-W20AMKOR-TRANSFER PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMS/15/9324 Analog, MEMS and Sensor Group (AMS) Production transfer from Amkor Korea to Amkor Philippines for component
More informationTSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development
TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding
More informationDesign and Characterization of Thermal Conductive Wafer Coating in Thin Small Outline Package for Automotive Product Application
Design and Characterization of Thermal Conductive Wafer Coating in Thin Small Outline Package for Automotive Product Application Azhar Abdul Hamid, Dhanapalan Periathamby, *Suhaimi Azizan, Chee Eng Tan,
More informationMicroelectronics Packaging. Microsystems Packaging
Microelectronics Packaging Microsystems Packaging 1 Integration of IC, Packaging and System Packaging Hierarchy 2 System Packaging Technologies Summary of Microsystems Packaging 3 Moore s Law Evolution
More informationNSOP Reduction for QFN RFIC Packages
NSOP Reduction for QFN RFIC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, CA mbora@psemi.com Abstract Wire bonded packages using conventional copper leadframe have been used in industry for
More informationChallenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012
Challenges and Solutions for Cost Effective Next Generation Advanced Packaging H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012 Outline Next Generation Package Requirements ewlb (Fan-Out Wafer
More informationChallenges for Embedded Device Technologies for Package Level Integration
Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI
More informationPouzdření pro moderní elektronické aplikace. Ing. Jiří Starý, SMT Plus. 17. října 2011
Pouzdření pro moderní elektronické aplikace Ing. Jiří Starý, SMT Plus 17. října 2011 1 Od čipu k pouzdru a aplikacím Obsah přednášky Cu Wire, Multi-row QFN, Stacked Die, Flip Chip CSP, Cu Pillar Conventional
More informationPreeti S. Chauhan Anupam Choubey ZhaoWei Zhong Michael G. Pecht. Copper Wire Bonding
Copper Wire Bonding Preeti S. Chauhan Anupam Choubey ZhaoWei Zhong Michael G. Pecht Copper Wire Bonding Preeti S. Chauhan Center for Advanced Life Cycle Engineering (CALCE) University of Maryland College
More informationCopper Wire Bonding Technology and Challenges
Copper Wire Bonding Technology and Challenges By Dr Roger Joseph Stierman Date: 21 & 22 October 2013 Venue: SHRDC, Shah Alam, Selangor *2 days training package RM 3,000 per pax [*] * includes hotel accommodation
More informationSystem in Package: Identified Technology Needs from the 2004 inemi Roadmap
System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It
More informationNanium Overview. Company Presentation
Nanium Overview Company Presentation Nanium Overview Our name and logo nano prefix of Greek origin referring to small objects ium suffix of Latin origin that includes the formation of scientific terms
More informationUNIVERSITI MALAYSIA PERLIS. Test 1 Session 2008/2009 Semester I. 6 th August EMT 453 Semiconductor Packaging [ Pembungkusan Semikonduktor ]
UNIVERSITI MALAYSIA PERLIS Test 1 Session 2008/2009 Semester I 6 th August 2007 EMT 453 Semiconductor Packaging [ Pembungkusan Semikonduktor ] Masa : 1 jam Please make sure that this question paper has
More informationBonding Tool Design Choices for Wire Bondable CSP and µbga Packages
Bonding Tool Design Choices for Wire Bondable CSP and µbga Packages Lee Levine, Principal Engineer Phone 215-784-6036, fax 215-784-6402, email llevine@kns.com Ilan Hanoon, Sr. Process Engineer Phone 215-784-6633,
More informationNon-Hermetic Packaging of RF Multi-Chip Modules
Non-Hermetic Packaging of RF Multi-Chip Modules Matthew Gruber Lockheed Martin MST Moorestown, NJ 1 A Comment about this Presentation In accordance with ITAR restrictions, a few concessions had to be made
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationPRODUCT/PROCESS CHANGE NOTIFICATION
PRODUCT/PROCESS CHANGE NOTIFICATION PCN APG-PTS/12/7486 Dated 2 Oct 212 COPPER WIRE CONVERSION ON BCD2 - PowerSO-2/36 MUAR 1/15 PCN APG-PTS/12/7486 - Dated 2 Oct 212 Table 1. Change Implementation Schedule
More information23 rd ASEMEP National Technical Symposium
THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,
More informationAdvancements In Packaging Technology Driven By Global Market Return. M. G. Todd
Advancements In Packaging Technology Driven By Global Market Return M. G. Todd Electronic Materials, Henkel Corporation, Irvine, California 92618, USA Recently, the focus of attention in the IC packaging
More informationLED Die Attach Selection Considerations
LED Die Attach Selection Considerations Gyan Dutt & Ravi Bhatkal Alpha, An Alent plc Company Abstract Die attach material plays a key role in performance and reliability of mid, high and super-high power
More informationFreescale Semiconductor Tape Ball Grid Array (TBGA) Overview
Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the
More informationClose supply chain collaboration enables easy implementation of chip embedded power SiP
Close supply chain collaboration enables easy implementation of chip embedded power SiP Gerald Weidinger, R&D Project Leader, AT&S AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13
More informationWire Bond / Ball Shear Application Note
Wire Bond / Ball Shear Application Note P. 1 What is wirebonding Wirebonding is an electrical interconnection technique using thin wire and a combination of heat, pressure and/or ultrasonic energy. Wire
More informationDie Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV.
Die Attach Materials Die Attach G, TECH. 2U. TECHNICAL R&D DIV. 2 Topics 3 What it is X 5,000 X 10,000 X 50,000 Si Chip Au Plating Substrate Ag Resin 4 Current Products Characteristics H9890-6A H9890-6S
More informationMaterial Selection and Parameter Optimization for Reliable TMV Pop Assembly
Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,
More informationPackage Solutions and Innovations
Package Solutions and Innovations with Compression Molding IEEE SVC CPMT Aug 2015 Presented by C.H. Ang Towa USA Company Profile www.cpmt.org/scv 1 Corporate Overview Company: Towa Corp., Kyoto Japan Established:
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationInterlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes. Daniel Stillman, Daniel Fresquez Texas Instruments Inc.
Interlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes Daniel Stillman, Daniel Fresquez Texas Instruments Inc. Outline Probe Optimization Why is it needed? Objective and obstacles
More informationImprovement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs
Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Joohan Lee, Joseph J. Griffiths, and James Cordingley GSI Group Inc. 60 Fordham Rd. Wilmington, MA 01887 jlee@gsig.com
More informationEXPERIMENTAL RESEARCH OF COPPER WIRE BALL BONDING
EXPERIMENTAL RESEARCH OF COPPER WIRE BALL BONDING Hong Shouyu, Hang Chunjing, Wang Chunqing Microjoining Laboratory of Materials Science and Engineering, Harbin Institute of Technology, Harbin 150001,
More informationQuality and Reliability Report
Quality and Reliability Report Product Qualification MASW-007921 2mm 8-Lead Plastic Package QTR-0148 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax: (978)
More informationPRODUCT CHANGE NOTIFICATION
Cypress Semiconductor Corporation, 198 Champion Court, San Jose, CA 95134. Tel: (408) 943-2600 PRODUCT CHANGE NOTIFICATION PCN: PCN162502 Date: June 24, 2016 Subject: Qualification of Cypress Bangkok as
More informationPROCESS CHANGE NOTIFICATION PCN1801
Revision 1.0.0 PCN Issue Date: 01/26/2018 PROCESS CHANGE NOTIFICATION PCN1801 Capillary for Thermal Composite Flip Chip Ball Grid Array (BGA) Packages on Selected Arria II GX and Arria V Devices Change
More informationAutomotive Electronics Council Component Technical Committee
ATTACHMENT 1 AEC - Q100-001 REV-C WIRE BOND SHEAR TEST Acknowledgment Any document involving a complex technology brings together experience and skills from many sources. The Automotive Electronics Counsel
More informationSE2618F with Cu wire at Carsem Package Qualification Plan
SE2618F with Cu wire at Carsem Package Qualification Plan Part Number: SE2618F with Cu wire Product Type: 2.4GHz 802.11b/g/n WLAN FEM Package Type: QFN 2.5 x 2.5 x 0.45mm 16L Report No: Qual-QP-12-01106
More informationOverpad Metallizations and Probe Challenges
Terence Q. Collier CVInc Overpad Metallizations and Probe Challenges June 6 to 9, 2010 San Diego, CA USA Why Packaging stuff at Probe Conference More and more wafers with ENIG finish Reliability data applicable
More informationPackage Qualification Report Reliability By Design
Package Qualification Report Reliability By Design Qualification Description: The information contained herein represents proof of Reliability and Performance of the Package Series listed below in accordance
More informationSemiconductor Packaging and Assembly 2002 Review and Outlook
Gartner Dataquest Alert Semiconductor Packaging and Assembly 2002 Review and Outlook During 2002, the industry continued slow growth in unit volumes after bottoming out in September 2001. After a hearty
More informationHot Chips: Stacking Tutorial
Hot Chips: Stacking Tutorial Choon Lee Technology HQ, Amkor Enabling a Microelectronic World Mobile Phone Technology Change Feature Phone Smartphone Smartphones as a Percentage of All Phones Source : The
More informationIME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum
IME Technical Proposal High Density FOWLP for Mobile Applications 22 April 2014 Packaging driver for portable / mobile applications Key drivers/needs Smaller form-factor lower profile, substrate-less Higher
More informationThe Packaging and Reliability Qualification of MEMS Resonator Devices
The Packaging and Reliability Qualification of MEMS Resonator Devices Pavan Gupta Vice President, Operations Yin-Chen Lu, Preston Galle Quartz and MEMS Oscillators source: www.ecliptek.com Quartz Oscillators:
More informationNew Technology for High-Density LSI Mounting in Consumer Products
New Technology for High-Density Mounting in Consumer Products V Hidehiko Kira V Akira Takashima V Yukio Ozaki (Manuscript received May 29, 2006) The ongoing trend toward downsizing and the growing sophistication
More informationSupplier Response (CHD Cu wire) FSL-TJN-FM S9S08SG32E1xTG/ SG16E1xTG - MC9S08SG32. Item Name. 2. Supplier s Part Number/Data Sheet:
2. Supplier s Part Number/Data Sheet: Supplier Response (CHD Cu wire) S9S08SG32E1xTG/ SG16E1xTG - Supplier Response (CHD/ Au wire) S9S08SG32E1xTG/ SG16E1xTG - a. Facility name/plant #: No.15, Xing Hua
More informationAlternative Approaches to 3-Dimensional Packaging and Interconnection
Alternative Approaches to 3-Dimensional Packaging and Interconnection Joseph Fjelstad SiliconPipe, Inc. www.sipipe.com IC Packaging a Technology in Transition In the past, IC packaging has been considered
More informationA Cost Analysis of RDL-first and Mold-first Fan-out Wafer Level Packaging
A Cost Analysis of RDL-first and Mold-first Fan-out Wafer Level Packaging Amy Palesko Lujan 1 1 SavanSys Solutions LLC, Austin, TX 78738, USA Abstract Industry interest in fan-out wafer level packaging
More informationA Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications
June 12 to 15, 2011 San Diego, CA A Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications Mike Slessor Rick Marshall (MicroProbe, Inc.) Vertical MEMS for Pre-Bump Probe Introduction:
More informationChallenges and Future Directions of Laser Fuse Processing in Memory Repair
Challenges and Future Directions of Laser Fuse Processing in Memory Repair Bo Gu, * T. Coughlin, B. Maxwell, J. Griffiths, J. Lee, J. Cordingley, S. Johnson, E. Karagiannis, J. Ehrmann GSI Lumonics, Inc.
More informationComparative Study of NiNiP Leadframes from Different Processes
Comparative Study of NiNiP Leadframes from Different Processes Wu-Hu Li *1, Jeffrey Khai Huat Low 1, Harry Sax 2, Raymond Solis Cabral 1, Esperidion De Castro Salazar 1, Pauline Min Wee Low 1 1 Infineon
More informationFLIP-CHIP TECHNOLOGIES AND GLOBAL MARKETS
FLIP-CHIP TECHNOLOGIES AND GLOBAL MARKETS SMC089B July 2016 Sinha G. Project Analyst ISBN: 1-62296-329-6 BCC Research 49 Walnut Park, Building 2 Wellesley, MA 02481 USA 866-285-7215 (toll-free within the
More informationAnalog & MEMS Group (AMS)
16-March-2017 Report ID 2018-W11 SO16-SHZ PRODUCT/PROCESS CHANGE NOTIFICATION PCN AMS/18/10777 Analog & MEMS Group (AMS) Qualification of ST Shenzhen as Assembly and Test & Finishing site for selected
More informationPRODUCT/PROCESS CHANGE NOTIFICATION
PRODUCT/PROCESS CHANGE NOTIFICATION PCN DCG-UPD/13/8217 Dated 21 Nov 2013 Standardization of assembly materials for ST PBGA (27x27 and 35x35) manufactured in ST Malta and StatsChippac Korea 1/5 PCN DCG-UPD/13/8217
More informationContent. 1. About Us. 2. OSAT Services. 3. Quality. 4. Customers. 5. Team. 6. Logistics. 7. Our USP. 8. Contact
v16 Nov 1, 2017 Content 1. About Us 2. OSAT Services Turnkey Solutions & Value Added services Package Portfolio Bill of Material Assembly & Test Capability Road Map Cost & Communication 3. Quality 4. Customers
More informationLow CTE / High Tg FR-4 with High Heat Resistance
Low CTE / High Tg FR-4 with High Heat Resistance Laminate: EM-827 Prepreg: EM-827B 1 Features Tg(DSC) > 170 Z direction CTE < 3.0% (50~260 ) High thermal degradation temperature: Td > 340 Excellent thermal
More informationAustralian Journal of Basic and Applied Sciences. Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test
AENSI Journals Australian Journal of Basic and Applied Sciences ISSN:1991-8178 Journal home page: www.ajbasweb.com Pb-Free Solder Ball Robustness Comparison under AC and TC Reliability Test 1,2 Tan Cai
More informationAutomotive Electronic Material Challenges. Anitha Sinkfield, Delphi
Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and
More informationBONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong
10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,
More informationHitachi A 64Mbit (8Mb x 8) Dynamic RAM
Construction Analysis Hitachi 5165805A 64Mbit (8Mb x 8) Dynamic RAM Report Number: SCA 9712-565 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone:
More informationMetallization of MID Dec 2 010
Metallization of MID Dec 2010 Agenda Introduction to Dow Electronic Materials MID Applications & Advantages Dow MID Metallization Processes Plating Equipment Summary Dow Business Structure Where Dow Electronic
More informationRF System in Packages using Integrated Passive Devices
RF System in Packages using Integrated Passive Devices by Kai Liu, YongTaek Lee, HyunTai Kim, Gwang Kim, and Billy Ahn STATS ChipPAC 1711 W. Greentree Drive, Suite #117, Tempe, AZ 85284, USA Tel: 480-222-1722
More informationPCN Number: B PCN Date: 12/08/2015
PCN Number: 20151016001B PCN Date: 12/08/2015 Title: Qualification of AMKOR P1 as Additional Assembly and Test Site for Select SOIC Package Devices Customer Contact: PCN Manager Dept: Quality Services
More informationEnvironmental Management and Materials Information
Environmental Management and Materials Information Product Content Information for: MAX3622CUE+ Links Qualifications Package Description Chemical Composition Detailed Package Component Data Qualifications
More informationAn Innovative High Throughput Thermal Compression Bonding Process
An Innovative High Throughput Thermal Compression Bonding Process Li Ming 2 September 2015 Outline Introduction Throughput improved TCB Process Liquid Phase Contact (LPC) bonding Flux-LPC-TCB under inert
More informationQualification Report. June, 1994, QTP# Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER DEVICE DESCRIPTION. Cascadable 32K x 9 FIFO
Qualification Report June, 1994, QTP# 92361 Version 1.1 CY7C46X/47X, MINNESOTA FAB MARKETING PART NUMBER CY7C460 CY7C462 CY7C464 CY7C470 CY7C472 CY7C474 DEVICE DESCRIPTION Cascadable 8K x 9 FIFO Cascadable
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More information28nm Mobile SoC Copper Pillar Probing Study. Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad)
28nm Mobile SoC Copper Pillar Probing Study Jose Horas (Intel Mobile Communications) Amy Leong (MicroProbe) Darko Hulic (Nikad) Overview Introduction to IMC Copper Pillar Implementation at IMC Low force
More informationRockwell R RF to IF Down Converter
Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780
More informationEncapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )
Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Henry M.W. Sze, Marc Papageorge ASAT Limited 14th Floor, QPL Industrial Building, 138 Texaco Road, Tseun Wan, Hong
More information12500 TI Boulevard, MS 8640, Dallas, Texas 75243
12500 TI Boulevard, MS 8640, Dallas, Texas 75243 Add Cu as Alternative Wire Base Metal for Selected Device(s) Change Notification / Sample Request Date: 6/25/2014 To: Newark/Farnell PCN Dear Customer:
More informationChip Packaging for Wearables Choosing the Lowest Cost Package
Chip Packaging for Wearables Choosing the Lowest Cost Package Alan Palesko alanp@savansys.com (512) 402-9943 www.savansys.com Slide - 1 Agenda Introduction Wearable Requirements Packaging Technologies
More informationUltra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes
Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and
More informationPad Crater Project Definition Stage. Joe Smetana Alcatel-Lucent For Member Meeting 2/9/2011 San Jose, CA
Pad Crater Project Definition Stage Joe Smetana Alcatel-Lucent For Member Meeting 2/9/2011 San Jose, CA The issue(s) Pad Cratering defects are a significant challenge with Pb-free PCB materials and/or
More informationInvestigating Copper Metallurgy Effects for Sort Process and Cleaning Performance Metrics
Jan Martens NXP Semiconductors Germany Simon Allgaier Feinmetall GmbH Jerry Broz, Ph.D. International Test Solutions Investigating Copper Metallurgy Effects for Sort Process and Cleaning Performance Metrics
More informationCPG (CMPG) Quality & Reliability Monitoring Program
CPG (CMPG) Quality & Reliability Monitoring Program Quarterly Report Ending March 2018 DMS #PD-000190820 / DivDocID #129870 Microsemi s Commitment to You We at Microsemi s Communication Medical Products
More informationQuality and Reliability Report
Quality and Reliability Report Product Qualification MAAM-008819 2mm 8-Lead PDFN Plastic Package QTR-0147 M/A-COM Technology Solutions Inc. 100 Chelmsford Street Lowell, MA 01851 Tel: (978) 656-2500 Fax:
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More information3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack
1 3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack Advantest Corporation 2 The final yield Any Multi-die Product Must Consider the Accumulated Yield Assume Test Can Provide 99% Die
More informationFOR SEMICONDUCTORS 2007 EDITION
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS 2007 EDITION ASSEMBLY AND PACKAGING THE ITRS IS DEVISED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND IS WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS
More informationHBLED packaging is becoming one of the new, high
Ag plating in HBLED packaging improves reflectivity and lowers costs JONATHAN HARRIS, President, CMC Laboratories, Inc., Tempe, AZ Various types of Ag plating technology along with the advantages and limitations
More informationSoldering Immersion Tin
Soldering Immersion Tin Rick Nichols and Sandra Heinemann Atotech Deutschland GmbH Berlin, Germany Abstract The stimulating impact of the automotive industry has sharpened focus on immersion tin (i-sn)
More informationThermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates. Abstract.
Thermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates Chris Dunn, R. Wayne Johnson Mike Bozack Auburn University 200 Broun Hall, EE Dept. Auburn,
More information