Bare Die Assembly on Silicon Interposer at Room Temperature
|
|
- Kellie Chapman
- 5 years ago
- Views:
Transcription
1 Minapad 2014, May 21 22th, Grenoble; France Bare Die Assembly on Silicon Interposer at Room Temperature W. Ben Naceur, F. Marion, F. Berger, A. Gueugnot, D. Henry CEA LETI, MINATEC 17, rue des Martyrs Grenoble Cedex 9, France +33 (0) Abstract This study focuses on an alternative technology for fine pitch 3D interconnection. Provided the silicon chips have standard bonding Aluminum pads, any bare die provided by external furnishers can be directly bonded, by compressive flip-chip at room temperature, on a silicon interposer equipped with hard Aluminum micro-tubes. The interconnection resistance appeared similar to those obtained with standard micro-bump, Transient Liquid Phase and micro-insert technologies with a given pad size of 40x40µm². Several reliability tests have been conducted and the electrical results compared with Gold coated micro-tubes and other fine pitch technologies. No failure occurred during reliability tests of Aluminum to Aluminum assemblies. Key words: silicon interposer, microtubes, aluminum, reliability Situation and Objectives The increasing demand for miniaturization of consumer products and optical and micromechanical systems drives the need for compact and ultra-flat packages that can use bare die issued from various external suppliers or foundries. The fabrication of SIP (System-In-Package) with Silicon Interposers is an important technological step for electronic miniaturization and micro-electronic systems size reduction. By shortening significantly the signalpath between flip-chipped chips, Silicon Interposers can improve device operation while managing device size and weight constraints, then reducing the global power consumption of the final assembly. The Silicon Interposer and related assembly process proposed in this work can open the way to straight integration of bare die bonded on a single silicon mother substrate (Silicon Interposer) which can be either an active integrated circuit or passive redistribution substrate (Figure 1). Figure 1: Bare die assembly on Silicon Interposer by with Aluminum micro-tubes and pads. In previous work [1], a new bonding process concept has been proposed using a room temperature Aluminum to Aluminum bonding flip-chip process: this process should reduce most of the inherent reliability concerns (aging, humidity, electromigration issues) affecting more classical flip-chip bonding techniques and related to intermetallic evolution affecting bonds (CuSn/Cu, TLP, etc ). Moreover, provided the silicon chips have standard bonding Aluminum pads, any bare die provided by external furnishers can be directly bonded, by compressive flip-chip at room temperature, on a silicon interposer equipped with hard coated Aluminum microtubes. Another advantage of micro-tube technology is that it can address 10µm pitch as well as larger pitch by performing several micro-tube connections in parallel. In this paper the Aluminum to Aluminum process concept is characterized from a connection yield standpoint, and then first reliability studies of assemblies are described. Finally, pathways toward final proof of this new assembly concept are detailed. Background on fine pitch bonding technologies Aggressive pitch is one the top requirement for 3D interconnects. In a previous paper study [2], different 3D interconnection technologies for sub- 20μm pitch have been described. These technologies were: micro-inserts (insertion of a nickel cylinder in Aluminum pad), micro-tubes (insertion of a gold metalized tube in Aluminum based pad), Transient Liquid Phase (TLP) bonding (whole solder reacts to form intermetallic compound) and Copper direct bonding. The Kelvin resistance for each technology has been reported in Table 1.
2 Table 1: Fine pitch technologies [2]. PAD Cu 40x40 direct TLP bump insert µm² bonding Pitch (µm) R Kelvin (mω) tube ρ= Ω.µm ? For most technologies, reliability tests showed problems of intermetallic compound formation during long term reliability tests [3]. We will switch to the 50µm pitch test vehicle and complete the missing data in the last column of Table 1. Micro-tube description and insertion process on aluminum pad Micro-tube fabrication process is here described. It starts with the deposition of an oxide on the Aluminum pads. This oxide is flattened with a chemical mechanical polishing step (CMP). A first lithography step is then realized to open the oxide above the Aluminum pads at a 10μm minimum pitch. A step and repeat photolithography equipment is used to achieve the alignment requirements. The diameter of the apertures (i.e.: access vias ) is 3μm. Then a 3μm thick sacrificial layer and a hard mask are deposited. A second lithography followed by an etch step are used to open the hard mask and etch the sacrificial layer above the previous aperture. An adhesion layer of Titanium (Ti) and Titanium nitride (TiN) is first deposited. Then a Tungsten (W) layer, that will be the core of the micro-tube, is deposited by chemical vapor deposition (CVD) at 400 C. A second CMP step is performed to remove the W and the hard mask on the surface of the sacrificial layer. The sacrificial layer is then removed. An Aluminum-Copper (AlCu 0.5 ) coating is added around the W core of the micro-tube requiring a PVD followed by lithography/etch steps. A microtube section is showed in Figure 2. the pitch between tubes were both 10µm. There were 12 micro-tubes per pad, all in parallel in order to obtain pads with 50µm pitch (Figure 3). Figure 3: Bottom die pads and microtubes insertion geometry. The top dies were then bonded on the bottom wafer using a SET FC300 flip-chip bonder as sketched in Figure 4. The alignment accuracy is close to one micrometer. Figure 4: Aluminum to Aluminum assembly schematic section. Experiments Experiments were made with two micro-tube geometries with 2µm height and 6µm diameter: smooth and corrugated (Figure 5). Compared to a smooth geometry, the corrugated one increases the lateral area of the microtube. It aims at improving electrical conductivity and releasing strain during insertion. For one die, there were assembled micro-tubes with a stain of about 4GPa per microtube. Seven bare dies were assembled. Figure 2: Top die Aluminum coated micro-tube section. There were 2188 Aluminum based pads with geometry of 40x40µm². The pitch between pads and Figure 5: 6µm diameter microtube geometries: smooth (left) and corrugated (right). For each die, two kinds of interconnections were tested: Kelvin pattern and a daisy chain of 340 contact pads (CP). The resistance was measured by a
3 four-point probe method. The Kelvin interconnections are located at the periphery of the assembled die while the 340CP patterns are at the center of the die. Both are representative of the tested technology. Table 2: Experiments. Number of dies tube 4 6µm smooth 3 6µm corrugated Strain/µtube 4GPa/µtube Results after assembling Histograms of the resistance distribution are presented in Figure 6 for the Kelvin patterns and in Figure 7 for the 340CP daisy chains, after assembling of aluminum coated micro-tubes on aluminum pads. For the 340CP daisy chain in Figure 7, the results after assembling showed a mean resistance of 57.5±1.3Ω, and a distribution centered at 58Ω, which means a resistance of 170mΩ for one contact. Compared to the Kelvin resistance measurements of 7.2mΩ, this high value can be explained by the presence of vias and lines between pads. After assembling, we concluded that there was no obvious effect of micro-tube geometry (smooth or corrugated). Physical analysis after assembling The first step consisted in introducing underfill by capillarity in order to hold the device during cutting. The die was then cut with a dicing saw from a corner to the opposite one as sketched in Figure 8. Figure 8: Transversal die cut. Figure 6: Kelvin resistance distribution after assembling. The second step consisted in employing a triple ion beam LEICA TIC3X for cutting perpendicularly to the die, as illustrated in Figure 9. With a high-quality surface, we can then make further observation of the connection level, which was about 3 to 5µm thick. For the Kelvin resistance in Figure 6, the results after assembling showed a mean resistance of 7.6±1.0mΩ, with a distribution centered at 7.2mΩ. Only one value of 9.8mΩ is out of the main distribution and can be ruled out from the mean resistance calculation. We finally obtained a mean resistance of 7.2±0.1mΩ for the Kelvin pattern. Figure 9: SEM image of TIC etching for microstructural analysis. Figure 7: 340CP resistance class distribution after assembling. As it can be seen in Figure 10, SEM observation revealed an insertion depth of about 1µm into the pad, observed with a point of view of about 45, from a corner to the other one. Room temperature compression leaded to a plastic deformation of the pad. The metals at the interface between microtube and pad could not be distinguished. This is a sign of a good quality interconnection.
4 Figure 11: Kelvin and 340CP resistance relative evolutions during tests. Figure 10: SEM images of Aluminum coated microtube insertion on Aluminum pad. In Figure 11, we can see that none of the seven bare dies failed during reliability tests. 340CP (green dotted lines) and Kelvin pattern (blue lines) exhibited a maximum variation of ±2%. These reliability results are compared to those obtained with gold coated micro-tubes in Figure 12. All the twelve dies were submitted to several standard tests in order to prove long term reliability of Aluminum to Aluminum bonding technology with micro-tubes. Reliability results Reliability tests consisted in starting by a bake at 125 C for 24 hours to drive away all the moisture within the samples. Then, according to IPC/JEDEC J-STD-020C, dies were stored 168 hours at 30 C and 60% of Relative Humidity (RH) to drive controlled amounts of moisture into the package. A thermal shock is provided by three reflows at C in order to activate popcorn cracking of the package. The next step consisted in an industrystandard High-Temperature Storage (HTS) test. It is performed to determine the effect on devices of long-term storage at elevated temperatures (150 C) without any electrical stresses applied, and for 1000 hours. The electrical results for the two groups of dies are presented in Figure 11 for Kelvin resistance (blue continuous lines) and 340CP daisy chain (green dotted lines). An interconnection is considered as failed when the resistance drift reaches ±20%. Figure 12: Mean resistance relative evolution of micro-tubes with Au coating and AlCu 0.5 coating during tests. According to Figure 12, long term reliability was significantly improved by replacing gold coating by aluminum coating on micro-tubes. With Au coating, the mean resistance widely and rapidly passed the 20% failure criterion after 192 hours at 30 C/60%RH and the 3 reflows at 245 C. It continued to increase after high thermal storage and reached a variation of about 150%. In the meantime, with AlCu 0.5 coating, the mean resistance varied not more than ±1%. Discussion According to electrical resistance evolution during reliability tests of Aluminum to Aluminum assemblies, there are slight effects of temperature and micro-tube position. The 340CP daisy chains started to distinctly decrease of about -2% after high thermal storage at 150 C during the first 500 hours. Then it stabilized until the end of the 1000 hours. In the meantime, Kelvin patterns tended to decrease by -1% after moist storage and the 3 reflows, and
5 finally increased after thermal storage +1%. Indeed, Kelvin patterns are located at the periphery of the dies. They are more sensitive to the CTE mismatch effect between top and bottom dies. However, these values are not enough high to be considered as significant and can also be attributed to measurement errors. On the contrary to Gold to Aluminum bonding [2][3], high thermal storage tests of Aluminum to Aluminum assembly did not yield electrical resistance drift. In previous works, Al 2 Au intermetallic compound (IMC) growth had been observed at the contact interface during aging tests (Figure 13). Table 3: Fine pitch technologies (full data). PAD Cu 40x40 direct TLP bump insert µm² bonding Pitch (µm) R Kelvin (mω) Aging tests Al tube ρ= Ω.µm IMC No IMC IMC No IMC We are currently carrying on reliability tests with thermal cycling, to accelerate fatigue failures occurrence, and temperature humidity tests, to accelerate corrosion phenomena. We will then further investigate on potential microstructural evolution at the end of the whole reliability tests. Acknowledgements This work was supported by CEA-LETI. This work has been performed with the help of the Plateforme Technologique Amont of Grenoble, with the financial support of the Nanosciences aux limites de la Nanoélectronique Fundation. Figure 13: Intermetallic growth after reliability tests of dies assembled with gold coated microtubes and aluminum pads [2][3]. With the same metal for micro-tubes and pads, the electrical results revealed the relative stability of this bonding technology at this stage of the reliability tests. Conclusions and Outlooks We successfully assembled bare dies on silicon interposer by using the micro-tube insertion technique at room temperature. The mean Kelvin resistance obtained of 7.2mΩ is competitive with the other alternative techniques for 50µm pitch connection. Moreover we overcame reliability problems exhibited by the other techniques by using the same metals for micro-tubes and pads. Electrical measurements after several reliability tests showed no significant evolution of the resistance of aluminum to aluminum assembled dies. All the results are summarized in Table 3. References [1] F. Marion, et al., Aluminum to Aluminum Bonding at Room Temperature, Proceedings of the 63th Electronic Components and Technology Conference (ECTC), Las Vegas 2013, pp [2] Colonna, et al., Towards Alternative Technologies for Fine Pitch Interconnects, Proceedings of the 63th Electronic Components and Technology Conference (ECTC), Las Vegas 2013, pp [3] PhD Thesis of B. Goubault de Brugière, Interconnexions haute densité et intégration 3D: étude du contact mécanique et électrique réalisé par insertion de microtubes, University of Lorraine, France, 2012.
Micro-tube insertion into aluminum pads: Simulation and experimental validations
Micro-tube insertion into aluminum pads: Simulation and experimental validations A. Bedoin, B. Goubault, F. Marion, M. Volpert, F. Berger, A. Gueugnot, H. Ribot CEA, LETI, Minatec Campus 17, rue des Martyrs
More information3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction
3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction Gilbert Lecarpentier*, Jean-Stéphane Mottet* SET S.A.S. (Smart Equipment Technology), 131 Impasse Barteudet, 74490
More informationAluminum to Aluminum Bonding at Room Temperature
Aluminum to Aluminum Bonding at Room Temperature F. Marion, B. Goubault de Brugière, A. Bedoin, M. Volpert, F. Berger, A. Gueugnot, R. Anciant, H. Ribot CEA LETI, MINATEC 17, rue des Martyrs 38054 Grenoble
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationFraunhofer IZM Bump Bonding and Electronic Packaging
Fraunhofer IZM Bump Bonding and Electronic Packaging Fraunhofer Institute for Reliability and Microintegration (IZM) Gustav-Meyer-Allee 25 13355 Berlin Germany Dipl.-Ing. Thomas Fritzsch Contact: thomas.fritzsch@izm.fraunhofer.de
More informationSLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL
2017 IEEE 67th Electronic Components and Technology Conference SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL YoungRae Kim 1, JaeHun Bae 1, MinHwa Chang 1, AhRa Jo 1,
More informationElectrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer
Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,
More informationMolding materials performances experimental study for the 3D interposer scheme
Minapad 2014, May 21 22th, Grenoble; France Molding materials performances experimental study for the 3D interposer scheme Y. Sinquin, A. Garnier, M. Argoud, A. Jouve, L. Baud, J. Dechamp, N. Allouti,
More informationSimulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages
Simulations and Characterizations for Stress Reduction Designs in Wafer Level Chip Scale Packages by Ming-Che Hsieh STATS ChipPAC Taiwan Co. Ltd. Copyright 2013. Reprinted from 2013 International Microsystems,
More informationMotorola MC68360EM25VC Communication Controller
Construction Analysis EM25VC Communication Controller Report Number: SCA 9711-562 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:
More informationChapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding
Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor
More informationSET Technical Bulletin
SET Technical Bulletin DIE BONDING APPLICATIONS An Innovative Die to Wafer 3D Integration Scheme: Die to Wafer Oxide or Copper Direct Bonding with Planarised Oxide Inter-Die Filling RF MEMS and Flip-Chip
More informationJOINT INDUSTRY STANDARD
JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About
More informationChallenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012
Challenges and Solutions for Cost Effective Next Generation Advanced Packaging H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012 Outline Next Generation Package Requirements ewlb (Fan-Out Wafer
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationInterconnect Structure for Room Temperature 3D-IC Stacking Employing Binary Alloying for High Temperature Stability
Minapad 2014, May 21 22th, Grenoble; France Interconnect Structure for Room Temperature 3D-IC Stacking Employing Binary Alloying for High Temperature Stability Eric Schulte 1, Keith Cooper 1 Matthew Lueck
More informationUltra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes
Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and
More informationCharacterization of 0.6mils Ag Alloy Wire in BGA Package
Characterization of 0.6mils Ag Alloy Wire in BGA Package Toh Lee Chew, Alan Lumapar Visarra, *Fabien Quercia, *Eric Perriaud STMicroelectronics Muar, Tanjung Agas Industrial, P.O.Box 28, 84007, Muar, Johor
More informationThe Effect of Fillers in Nonconductive Adhesive on the Reliability of Chip-on-Glass Bonding with Sn/Cu Bumps
Materials Transactions, Vol. 52, No. 11 (2011) pp. 2106 to 2110 #2011 The Japan Institute of Metals The Effect of Fillers in Nonconductive Adhesive on the Reliability of Chip-on-Glass Bonding with Sn/Cu
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationII. A. Basic Concept of Package.
Wafer Level Package for Image Sensor Module Won Kyu Jeung, Chang Hyun Lim, Jingli Yuan, Seung Wook Park Samsung Electro-Mechanics Co., LTD 314, Maetan3-Dong, Yeongtong-Gu, Suwon, Gyunggi-Do, Korea 440-743
More informationMaterial based challenge and study of 2.1, 2.5 and 3D integration
1 Material based challenge and study of 2.1, 2.5 and 3D integration Toshihisa Nonaka Packaging Solution Center R&D Headquarters Hitachi Chemical Co., Ltd., Sep. 8, 2016 Hitachi Chemical Co., Ltd. 2010.
More informationBeam Leads. Spider bonding, a precursor of TAB with all-metal tape
Beam Leads The vast majority of chips are intended for connection with thermosonic bonds: all other methods require some modification to the wafer. As early as 1972, Jordan described three gang-bonding
More informationAnalog Devices ADSP KS-160 SHARC Digital Signal Processor
Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Processing Technology Topics CMOS Processing Technology Semiconductor Processing How do we make a transistor? Fabrication Process Wafer Processing Silicon single crystal
More informationPHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam
PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process
More informationSilicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform
Minapad 2014, May 21 22th, Grenoble; France Silicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform Stéphane Bellenger, Laëtitia Omnès, Jean-René
More information5. Packaging Technologies Trends
5. Packaging Technologies Trends Electronic products and microsystems continue to find new applications in personal, healthcare, home, automotive, environmental and security systems. Advancements in packaging
More informationFlip Chip Bump Electromigration Reliability: A comparison of Cu Pillar, High Pb, SnAg, and SnPb Bump Structures
Flip Chip Bump Electromigration Reliability: A comparison of Cu Pillar,,, and SnPb Bump Structures Ahmer Syed, Karthikeyan Dhandapani, Lou Nicholls, Robert Moody, CJ Berry, and Robert Darveaux Amkor Technology
More informationReliability of RoHS-Compliant 2D and 3D 1С Interconnects
Reliability of RoHS-Compliant 2D and 3D 1С Interconnects John H. Lau, Ph.D. New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney Toronto Foreword
More informationMEPTEC Semiconductor Packaging Technology Symposium
MEPTEC Semiconductor Packaging Technology Symposium Advanced Packaging s Interconnect Technology Process Shift and Direction October 23, 2014 Jay Hayes- Director of Business Development -Bumping and Flip
More informationMicron Semiconductor MT4LC16M4H9 64Mbit DRAM
Construction Analysis Micron Semiconductor MT4LC16M4H9 64Mbit DRAM Report Number: SCA 9705-539 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:
More informationIntel Pentium Processor W/MMX
Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationGeneral Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems
General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The
More informationLead-Free Solder Bump Technologies for Flip-Chip Packaging Applications
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong
More informationENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY
ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY Steven Perng, Tae-Kyu Lee, and Cherif Guirguis Cisco Systems, Inc. San Jose, CA, USA sperng@cisco.com Edward S. Ibe Zymet, Inc. East Hanover,
More informationDEVELOPMENT DONE ON DEVICE BONDER TO ADDRESS 3D REQUIREMENTS IN A PRODUCTION ENVIRONMENT
DEVELOPMEN DONE ON DEVICE BONDER O ADDRESS 3D REQUIREMENS IN A PRODUCION ENVIRONMEN Pascal Metzger, Ph.D., Joseph Macheda SE Corporation Saint-Jeoire, Haute-Savoie, France PMetzger@set-sas.fr Michael D.
More informationChemical Mechanical Planarization STACK TRECK. SPCC 2017 Viorel Balan
Chemical Mechanical Planarization STACK TRECK Viorel.balan@cea.fr > Red 50 is years The of New Moore s Blue Law Stacking Is The New Scaling 2 Lithography Enables Scaling / CMP Enables Stacking Building
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More informationGold Passivated Mechanically Flexible Interconnects (MFIs) with High Elastic Deformation
Gold Passivated Mechanically Flexible Interconnects (MFIs) with High Elastic Deformation Chaoqi Zhang, Hyung Suk Yang, and Muhannad S. Bakir School of Electrical and Computer Engineering Georgia Institute
More informationUMC UM F-7 2M-Bit SRAM
Construction Analysis UMC UM 613264F-7 2M-Bit SRAM Report Number: SCA 9609-511 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More information9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :
9 rue Alfred Kastler - BP 10748-44307 Nantes Cedex 3 - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr November 2010 - Version 2 Written by: Sylvain HALLEREAU
More informationNovel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc.
Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices Nahum Rapoport, Remtec, Inc. 1 Background Electronic Products Designers: under pressure to decrease cost and size Semiconductor
More informationINTERCONNECT STRUCTURE FOR ROOM TEMPERATURE 3D-IC STACKING EMPLOYING BINARY ALLOYING FOR HIGH TEMPERATURE STABILITY
INTERCONNECT STRUCTURE FOR ROOM TEMPERATURE 3D-IC STACKING EMPLOYING BINARY ALLOYING FOR HIGH TEMPERATURE STABILITY Eric Schulte 1, Matthew Lueck 2, Alan Huffman 2, Chris Gregory 2, Keith Cooper 1, Dorota
More informationCu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip
EPRC 12 Project Proposal Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip 15 th Aug 2012 Page 1 Introduction: Motivation / Challenge Silicon device with ultra low k
More informationEffect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes
Effect of Process Variations on Solder Joint Reliability for Nickel-based Surface Finishes Hugh Roberts Atotech USA Inc., Rock Hill, SC, USA Sven Lamprecht, Gustavo Ramos and Christian Sebald Atotech Deutschland
More informationOki M A-60J 16Mbit DRAM (EDO)
Construction Analysis Oki M5117805A-60J 16Mbit DRAM (EDO) Report Number: SCA 9707-545 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780
More information1.1 Background Cu Dual Damascene Process and Cu-CMP
Chapter I Introduction 1.1 Background 1.1.1 Cu Dual Damascene Process and Cu-CMP In semiconductor manufacturing, we always directed toward adding device speed and circuit function. Traditionally, we focused
More informationAdvanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation
Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine
More information3D technologies for More Efficient Product Development
3D technologies for More Efficient Product Development H. Ribot, D. Bloch, S. Cheramy, Y. Lamy, P. Leduc, T. Signamarcheix, G. Simon Semicon Europa, TechArena II, 09 October 2013 Photonics in Product development:
More informationNKK NR4645LQF Bit RISC Microprocessor
Construction Analysis NKK NR4645LQF-133 64-Bit RISC Microprocessor Report Number: SCA 9707-547 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9870
More informationOptoelectronic Chip Assembly Process of Optical MCM
2017 IEEE 67th Electronic Components and Technology Conference Optoelectronic Chip Assembly Process of Optical MCM Masao Tokunari, Koji Masuda, Hsiang-Han Hsu, Takashi Hisada, Shigeru Nakagawa, Science
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 15 Lead in solders to complete a viable electrical connection between semiconductor
More informationEE C245 ME C218 Introduction to MEMS Design
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 10: Surface
More informationMotorola PC603R Microprocessor
Construction Analysis Motorola PC603R Microprocessor Report Number: SCA 9709-551 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:
More informationRegents of the University of California 1
Electroplating: Metal MEMS Nickel Surface-Micromachining Process Flow Photoresist Wafer Release Etchant Use electroplating to obtain metal μstructures When thick: call it LIGA Pros: fast low temp deposition,
More informationRockwell R RF to IF Down Converter
Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780
More informationAdaption to scientific and technical progress under Directive 2002/95/EC
. Adaption to scientific and technical progress under Directive 2002/95/EC Results previous evaluation Exemption No. 7 a a) Lead in high melting temperature type solders (i.e. lead-based alloys containing
More informationFlip Chip Joining on FR-4 Substrate Using ACFs
Flip Chip Joining on FR-4 Substrate Using ACFs Anne Seppälä, Seppo Pienimaa*, Eero Ristolainen Tampere University of Technology Electronics Laboratory P.O. Box 692 FIN-33101 Tampere Fax: +358 3 365 2620
More informationMicron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM
Construction Analysis Micron Semiconductor MT5C64K16A1DJ 64K x 16 SRAM Report Number: SCA 9412-394 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone:
More informationChallenges for Embedded Device Technologies for Package Level Integration
Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI
More informationSGS-Thomson M28C K EEPROM
Construction Analysis SGS-Thomson M28C64-121 64K EEPROM Report Number: SCA 9710-559 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780
More informationTSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development
TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding
More informationNext Gen Packaging & Integration Panel
Next Gen Packaging & Integration Panel ECTC 2012 Daniel Tracy, Sr. Director Industry Research & Statistics SEMI May 29, 2012 Packaging Supply Chain Market Trends Material Needs and Opportunities Market
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationVTC VM365830VSJ Pre-Amp
Construction Analysis VTC VM365830VSJ Pre-Amp Report Number: SCA 9708-549 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax: 602-515-9781
More informationMotorola MPA1016FN FPGA
Construction Analysis Motorola MPA1016FN FPGA Report Number: SCA 9711-561 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax: 602-515-9781
More informationThe Development of a Novel Stacked Package: Package in Package
The Development of a Novel Stacked Package: Package in Package Abstract Stacked die Chip Scale Packages (CSPs) or Fine-pitch BGAs (FBGAs) have been readily adopted and integrated in many handheld products,
More informationMosel Vitelic MS62256CLL-70PC 256Kbit SRAM
Construction Analysis Mosel Vitelic MS62256CLL-70PC 256Kbit SRAM Report Number: SCA 9703-499 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More informationKGC SCIENTIFIC Making of a Chip
KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process
More informationRELIABILITY IMPACT OF COPPER-DOPED EUTECTIC TIN-LEAD BUMP AND ITS VOIDING UPON FLIP CHIP ASSEMBLIES
RELIABILITY IMPACT OF COPPER-DOPED EUTECTIC TIN-LEAD BUMP AND ITS VOIDING UPON FLIP CHIP ASSEMBLIES David Ihms and Shing Yeh Delphi Electronics & Safety Kokomo, IN, USA david.w.ihms@delphi.com and shing.yeh@delphi.com
More informationTIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION. S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin
TIN-BASED LEAD-FREE SOLDER BUMPS FOR FLIP-CHIP APPLICATION S. Yaakup, H. S. Zakaria, M. A. Hashim and A. Isnin Advanced Materials Research Centre (AMREC), SIRIM Berhad, Lot 34, Jalan Hi-Tech 2/3, Kulim
More informationCu-Al intermetallic growth behaviour study under high temperature thermal aging
Cu-Al intermetallic growth behaviour study under high temperature thermal aging C.L Cha, H.J Chong, Yaw HG, Chong MY, Teo CH Infineon Technologies, Melaka, Malaysia Abstract Copper (Cu) wire always gains
More informationDesign for Flip-Chip and Chip-Size Package Technology
Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability
More informationXilinx XC4036EX FPGA
Construction Analysis Xilinx XC4036EX FPGA Report Number: SCA 9706-544 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax: 602-948-1925
More informationAssembly Reliability of TSOP/DFN PoP Stack Package
As originally published in the IPC APEX EXPO Proceedings. Assembly Reliability of TSOP/DFN PoP Stack Package Reza Ghaffarian, Ph.D. Jet Propulsion Laboratory, California Institute of Technology Pasadena,
More informationComposition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal
Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi
More informationChip-to-Wafer Technologies for High Density 3D Integration
Chip-to-Wafer Technologies for High Density 3D Integration CEA Leti Minatec Campus, STMicroelectronics, SET, CNRS Cemes, Air Liquide Electonics Systems May 11, 2011 A collaborative work CEA Leti Minatec
More information3DIC Integration with TSV Current Progress and Future Outlook
3DIC Integration with TSV Current Progress and Future Outlook Shan Gao, Dim-Lee Kwong Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research) Singapore 9 September, 2010 1 Overview
More informationY.C. Chan *, D.Y. Luk
Microelectronics Reliability 42 (2002) 1195 1204 www.elsevier.com/locate/microrel Effects of bonding parameters on the reliability performance of anisotropic conductive adhesive interconnects for flip-chip-on-flex
More informationRegents of the University of California
Topography Issues Degradation of lithographic resolution PR step coverage, streaking Thickness differences pose problems for reduction steppers Direction of Spin PR PR PR Stringers Problematic when using
More informationEffect of Underfill Entrapment on the Reliability of Flip-Chip Solder Joint
Y. C. Chan e-mail: eeycchan@cityu.edu.hk M. O. Alam K. C. Hung H. Lu C. Bailey EPA Centre, Department of Electronic Engineering, City University of Hong Kong, Hong Kong, China; School of Computing and
More informationTSV CHIP STACKING MEETS PRODUCTIVITY
TSV CHIP STACKING MEETS PRODUCTIVITY EUROPEAN 3D TSV SUMMIT 22-23.1.2013 GRENOBLE HANNES KOSTNER DIRECTOR R&D BESI AUSTRIA OVERVIEW Flip Chip Packaging Evolution The Simple World of C4 New Flip Chip Demands
More information1 Thin-film applications to microelectronic technology
1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.
More informationXTSC SiCap 400µm - NiAu finishing - Assembly by soldering
General description This document describes the attachment techniques recommended by Murata* for their XTSC silicon capacitors on the customer substrates. This document is non-exhaustive. Customers with
More informationChallenges in Material Applications for SiP
Challenges in Material Applications for SiP Sze PeiLim Regional Product Manager for Semiconductor Products Indium Corporation Indium Corporation Materials Supplier: SMT solder pastes and fluxes Power semiconductor
More informationTGV and Integrated Electronics
TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass
More informationPackaging Effect on Reliability for Cu/Low k Damascene Structures*
Packaging Effect on Reliability for Cu/Low k Damascene Structures* Guotao Wang and Paul S. Ho Laboratory of Interconnect & Packaging, TX 78712 * Work supported by SRC through the CAIST Program TRC 2003
More informationEditorial Manager(tm) for Microsystem Technologies Manuscript Draft
Editorial Manager(tm) for Microsystem Technologies Manuscript Draft Manuscript Number: Title: Electrical and Reliability Properties of Isotropic Conductive Adhesives on Immersion Silver Printed-Circuit
More informationLattice isplsi1032e CPLD
Construction Analysis Lattice isplsi1032e CPLD Report Number: SCA 9612-522 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax: 602-948-1925
More informationThree-Dimensional Molded Interconnect Devices (3D-MID)
Jörg Frank Three-Dimensional Molded Interconnect Devices (3D-MID) Materials, Manufacturing, Assembly and Applica ons for Injec on Molded Circuit Carriers Sample Pages ISBN 978-1-56990-551-7 HANSER Hanser
More informationCMOS Manufacturing process. Design rule set
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
More informationBasic PCB Level Assembly Process Methodology for 3D Package-on-Package
Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be
More informationALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY
ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY Herbert J. Neuhaus, Ph.D., and Charles E. Bauer, Ph.D. TechLead Corporation Portland, OR, USA herb.neuhaus@techleadcorp.com ABSTRACT Solder
More informationPlasma for Underfill Process in Flip Chip Packaging
Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015
More information