Integrated Circuits & Systems
|
|
|
- Zoe Rose
- 5 years ago
- Views:
Transcription
1 Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 6 CMOS Fabrication Process & Design Rules guntzel@inf.ufsc.br
2 Layout for CMOS Inverter (typical 0.35 µm tech.) N-channel (or NMOS) transistor Polysilicon (poly) Active areas P-channel (or PMOS) transistor N implant (drain & source) P implant (drain & source) Slide 6.2
3 Layout for CMOS Inverter Polysilicon (poly) NMOS transistor Active areas PMOS transistor Active area & P implant (substrate contact) N implant (drain & source) P implant (drain & source) Active area & P implant (well contact) Slide 6.3
4 Layout for CMOS Inverter NMOS transistor PMOS transistor Via 1 Contact holes Polysilicon Gnd Metal 2 Vdd Gnd Metal 1 Vdd Slide 6.4
5 Layout for CMOS Inverter To study the CMOS process steps, we will disregard substrate and well contacts NMOS transistor Poly PMOS transistor N implant (drain & source) P implant (drain & source) Gnd Vdd Slide 6.5
6 Layout vs. AA Cross on Fabricated Structure NMOS transistor PMOS transistor A A Transistor gate (poly) Metal 1 Metal 2 Transistor gate (poly) Isolation oxide Field oxide N implant Gate (thin) oxide Field oxide P implant Gate (thin) oxide Field oxide N.B.: oxide = SiO 2 Slide 6.6
7 N Well Creation A thin layer ( film ) of oxide (SiO 2 ), typically with 10nm, is deposited through dry oxidation (which is slow, but allows for a good thickness control) Silicon oxide (SiO 2 ) Thickness of substrate is between 0.5 and 1.0 mm Slide 6.7
8 N Well Creation A thicker layer ( film ) of sacrificial silicon nitride (Si 3 N 4 ) is deposited through Plasma CVD (Chemical Vapor Deposition) Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.8
9 N Well Creation layer (pattern) A A UV light Photolithography using N well mask: 1. Spin deposition of photoresist (~1µm) 2. Wafer is put in oven to dry photoresist 3. Wafer surface is exposed to UV light through optical mask Optical mask with pattern (Negative) photoresist Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.9
10 N Well Creation Photolithography using N well mask: 4. Unexposed photoresist is removed by using organic solvent 5. Wafer is soft baked at low temperature to hard remaining photoresist Remaining photoresist Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.10
11 N Well Creation Nitride is selectively removed by plasma etching (photoresist serves as coat) Remaining photoresist Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.11
12 N Well Creation Nitride is selectively removed by plasma etching (photoresist serves as coat) Remaining photoresist Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.12
13 N Well Creation Remaining photoresist is removed with a mixture of acids Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.13
14 N Well Creation Ion implantation (N-type dopant) is formed by ion implantation: Nitride is used as protecting coat Ions traverse oxide film Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.14
15 N Well Creation Ion implantation (N-type dopant) is formed by ion implantation: Nitride is used as protecting coat Ions traverse oxide film Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.15
16 N Well Creation Nitride is selectively removed by plasma etching Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.16
17 N Well Creation Oxide is removed by using Hydrofluoric acid (HF) The wafer is cleaned (SDR - spin, rinse and dry with nitrogen) Slide 6.17
18 Field Oxide Growth There are two types of regions ion wafer surface: Active area (where transistors are) Field area (must isolate transistors) Slide 6.18
19 Field Oxide Growth Active area layer (pattern) A A UV light After oxide and nitride deposition (similar to N well creation step), photolithography is performed with an optical mask containing the negative of active area pattern. optical mask with negative pattern of active area Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.19
20 Field Oxide Growth Wet oxidation is used to grow a thick layer of oxide, that will serve as isolation between transistors Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.20
21 Field Oxide Growth Wet oxidation is used to grow a thick layer of oxide (with a few hundreds of nanometers), that will serve as isolation between transistors Silicon nitride (Si 3 N 4 ) Silicon oxide (SiO 2 ) Slide 6.21
22 Field Oxide Growth Field oxide Nitride is selectively removed by plasma etching Oxide is removed by using Hydrofluoric acid (HF) The wafer is cleaned (SDR - spin, rinse and dry with nitrogen) Slide 6.22
23 Field Oxide Growth Nitride is selectively removed by plasma etching Oxide is removed by using Hydrofluoric acid (HF) The wafer is cleaned (SDR - spin, rinse and dry with nitrogen) Slide 6.23
24 Gate Oxide Formation Gate oxide Wafer surface is submitted to dry oxidation to grow a thin film of oxide (~100 Angstrom), referred to as gate oxide Slide 6.24
25 Polysilicon Deposition Poly is deposited by CVD process using silane gas Slide 6.25
26 Polysilicon Deposition Poly layer (pattern) A A UV light Transistor gate pattern pattern is printed on wafer surface by using photolithography. optical mask with negative pattern of poly Slide 6.26
27 Polysilicon Deposition Poly layer (pattern) A A UV light Transistor gate pattern pattern is printed on wafer surface by using photolithography. Slide 6.27
28 Polysilicon Deposition Non-exposed poly is selectively removed by etching. The photoresist serves as coating. Slide 6.28
29 Polysilicon Deposition Non-exposed poly is selectively removed by etching Slide 6.29
30 Polysilicon Deposition Non-exposed thin oxide is selectively removed by etching Slide 6.30
31 Polysilicon Deposition Non-exposed thin oxide is selectively removed by etching Slide 6.31
32 PMOS Transistor Drain and Source Creation UV light P implant layer (pattern) A A P implant pattern is printed on wafer surface by using photolithography. Optical mask with P implant pattern Slide 6.32
33 PMOS Transistor Drain and Source Creation UV light P implant layer (pattern) A A P implant pattern is printed on wafer surface by using photolithography. Optical mask with P implant pattern Slide 6.33
34 PMOS Transistor Drain and Source Creation Ion implantation (P-type dopant) P-type dopants are implanted through ion implantation. Photoresist serves as coating Slide 6.34
35 PMOS Transistor Drain and Source Creation Ion implantation (P-type dopant) P-type dopants are implanted through ion implantation. Photoresist serves as coating Slide 6.35
36 PMOS Transistor Drain and Source Creation Remaining photoresist is removed with a mixture of acids Slide 6.36
37 PMOS Transistor Drain and Source Creation Remaining photoresist is removed with a mixture of acids Slide 6.37
38 NMOS Transistor Drain and Source Creation N implant layer (pattern) A A UV light N implant pattern is printed on wafer surface by using photolithography. Optical mask with N implant pattern Slide 6.38
39 NMOS Transistor Drain and Source Creation N implant layer (pattern) A A UV light N implant pattern is printed on wafer surface by using photolithography. Optical mask with N implant pattern Slide 6.39
40 NMOS Transistor Drain and Source Creation Ion implantation (N-type dopant) N-type dopants are implanted through ion implantation Photoresist serves as coating Slide 6.40
41 NMOS Transistor Drain and Source Creation Ion implantation (N-type dopant) N-type dopants are implanted through ion implantation Photoresist serves as coating Slide 6.41
42 NMOS Transistor Drain and Source Creation Remaining photoresist is removed with a mixture of acids Slide 6.42
43 NMOS Transistor Drain and Source Creation Remaining photoresist is removed with a mixture of acids Slide 6.43
44 Isolation Oxide Deposition A thick film of oxide is deposited through CVD Slide 6.44
45 Contact Wholes Opening Contact layer (pattern) A A UV light Contact holes are printed on wafer surface by using photolithography. Optical mask with contacts pattern Slide 6.45
46 Contact Wholes Opening Contact layer (pattern) A A UV light Contact holes are printed on wafer surface by using photolithography. Optical mask with contacts pattern Slide 6.46
47 Contact Wholes Opening Contact holes are dug on isolation oxide through etching Slide 6.47
48 Contact Wholes Opening Contact holes are dug on isolation oxide through etching Slide 6.48
49 Contact Wholes Opening Remaining photoresist is removed Slide 6.49
50 Contact Wholes Opening Slide 6.50
51 Metal 1 Deposition Metal 1 is deposited through sputtering Slide 6.51
52 Metal 1 Deposition Metal 1 layer (pattern) Undesired metal 1 is removed, leaving only desired connections UV light A A Optical mask with metal 1 pattern Slide 6.52
53 Metal 1 Deposition Metal 1 layer (pattern) Undesired metal 1 is removed, leaving only desired connections A UV light A Optical mask with metal 1 pattern Slide 6.53
54 Metal 1 Deposition Undesired metal 1 is removed through etching Slide 6.54
55 Metal 1 Deposition Undesired metal 1 is removed through etching Slide 6.55
56 Metal 1 Deposition Photoresist is removed Slide 6.56
57 Isolation Oxide Deposition Another thick film of oxide is deposited through CVD to isolate metal 1 from metal 2 Slide 6.57
58 Metal 2 Deposition Similarly to metal 1 deposition Slide 6.58
59 Layout vs. AA Cross on Fabricated Structure NMOS transistor PMOS transistor A A Slide 6.59
60 Metal Layers in a Contemporary Technology Conexões em cobre 0,11µm IBM Fonte: Rabaey; Chandrakasan; Nikolic, 2003 Slide 6.60
61 Dual-Well Trench-Isolated CMOS Process (Current) Source: Rabaey; Chandrakasan; Nikolic, 2003 Epitaxial layer: Single-crystal film grown on silicon surface with controlled impurities, that can have fewer defects than native wafer surface. Slide 6.61
62 Final Result Slide 6.62
63 CMOS Process Layers Layer Color N Well Gray Active Area Green N+ implant (N+ select) Yellow P+ implant (P+ select) Orange Polysilicon Red Metal 1 Medium blue Metal 2 Light blue Contact to drain/source Black Contract to polysilicon Black Via Light Gray Colors may vary according to Foundry/technology/layout editor Slide 6.63
64 L 1: mínima extensão da porta (poli) fora da área ativa 2: mínima extensão do implante fora da área ativa L 2 1 W 4 3 W 3: mínima distância entre implante N e implante P 4: mínima distância entre implante N (área ativa) e poço N Slide Fonte: Fernanda Kastensmidt, EMicro2005
65 : mínima largura de metal 1 2: mínima distância entre metal 1 3: mínima largura de metal 2 4: mínima distância entre metal 2 5: mínima largura do contado 6: mínima extensão de metal 1 para fora do contato 7: mínima distância entre contatos 8: mínima largura de via 9: mínima extensão de metal 2 para fora da via 10: mínima extensão de metal 1 para fora da via 7 Fonte: Fernanda Kastensmidt, EMicro2005 Slide 6.65
66 Conectando Transistores em Série A B A B Slide 6.66
67 Conectando Transistores em Série A B A B Slide 6.67
68 Conectando Transistores em Série X A B Y A B X Y X=Y se A=1 E B=1 Slide 6.68
69 Conectando Transistores em Paralelo X A B A B Y Slide 6.69
70 Conectando Transistores em Paralelo X Problema: capacitância da difusão é muito grande! X A B Y A B Y Slide 6.70
71 Conectando Transistores em Paralelo Solução: usar metal para conexões, sempre que possível! X X A B Y A B X=Y se A=1 OU B=1 Y Slide 6.71
72 Dois Transistores em Série em Tecnol. 350nm Two transistors in series with wider chanels (asuming typical 0.35 µm CMOS Design Rules) L min = 0.35µm L min = 0.35µm 0,4µm b 0,4µm 0,4µm b 0,4µm 0,4µm b 0,4µm 0,45µm a 0,4µm 0,45µm a 0,4µm b a=0,3µm (minimum diffusion contact to gate spacing) b=0,15µm (minimum diffusion enclosure to contact) minimum contact spacing =0,4µm Slide 6.72
73 A Typical 350nm CMOS Inverter Vdd 0,4µm in out PMOS: W=W min =0.35µm L=1.5 µm b 0,4µm 0,4µm 0,4µm b in out a=0,3µm (minimum diffusion contact to gate spacing) NMOS: W=W min =0.35µm L=0.7 µm 0,4µm b b b=0,15µm (minimum diffusion enclosure to contact) Slide 6.73 Gnd
74 Another Inverter Layout Polysilicon to connect PMOS to NMOS gate V DD in out in out Metal 1 to connect PMOS and NMOS drains A given layout for a logic gate is referred to as cell GND Slide 6.74
75 2-Input NAND Cell Vdd V DD A B A B S A B S GND Slide 6.75
76 2-Input NOR Cell Vdd V DD B S A S A B A B GND Slide 6.76
77 Standard Cells Circuit layout is assembled by using pre-designed cell layouts made available in a library ( cell library ) inversor nor2 nand2... V DD V DD V DD S in A B A B Out S GND GND GND Slide 6.77
78 Standard Cell-Based Circuit Structure Cells laid out in strips cells GND roteamento sobre os transistores, em M2, M3,... VCC Slide 6.78
79 Standard Cell-Based Circuit Structure Slide 6.79
80 CMOS Fabrication References Process & Design Rules 1. RABAEY, J; CHANDRAKASAN, A.; NIKOLIC, B. Digital Integrated Circuits: a design perspective. 2 nd Edition. Prentice Hall, ISBN: JAEGER, Richard C. Introduction to Microelectronic Fabrication 2 nd Edition. (Modular Series on Solid State Devices, Vol V), Prentice Hall, REIS, Ricardo.(Organizador.) Concepção de Circuitos Integrados. Porto Alegre: Sagra- Luzzatto/UFRGS, a edição. Cap. 3. ISBN Slide 6.80
CMOS FABRICATION. n WELL PROCESS
CMOS FABRICATION n WELL PROCESS Step 1: Si Substrate Start with p- type substrate p substrate Step 2: Oxidation Exposing to high-purity oxygen and hydrogen at approx. 1000 o C in oxidation furnace SiO
Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design
Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each
Lecture 1A: Manufacturing& Layout
Introduction to CMOS VLSI Design Lecture 1A: Manufacturing& Layout David Harris Harvey Mudd College Spring 2004 Steven Levitan Fall 2008 1 The Manufacturing Process For a great tour through the IC manufacturing
CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook
CMOS Fabrication Dr. Bassam Jamil Adopted from slides of the textbook CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different
CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing
CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make
We are moving to 155 Donner Lab From Thursday, Feb 2 We will be able to accommodate everyone!
-Spring 006 Digital Integrated Circuits Lecture 4 CMOS Manufacturing Process Design Rules EECS141 1 Good News! We are moving to 155 Donner Lab From Thursday, Feb We will be able to accommodate everyone!
UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules
2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are
9/4/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter II CMOS Manufacturing Process 1 Dual-Well Trench-Isolated CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 p-well poly n-well SiO 2 n+ p-epi p+ p+ 2 Schematic Layout
Manufacturing Process
CMOS Manufacturing Process CMOS Process 1 A Modern CMOS Process gate-oxide TiSi AlCu Tungsten SiO n+ p-well p-epi poly n-well p+ SiO p+ Dual-Well Trench-Isolated CMOS Process Circuit Under Design V DD
CMOS Manufacturing Process
CMOS Manufacturing Process CMOS Process A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 n+ p-well p-epi poly n-well p+ SiO 2 p+ Dual-Well Trench-Isolated CMOS Process Circuit Under Design V
Chapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication
FABRICATION of MOSFETs
FABRICATION of MOSFETs CMOS fabrication sequence -p-type silicon substrate wafer -creation of n-well regions for pmos transistors, -impurity implantation into the substrate. -thick oxide is grown in the
CMOS Manufacturing process. Design rule set
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
Manufacturing Process
Manufacturing Process 1 CMOS Process 2 A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 n+ p-well p-epi poly n-well p+ SiO 2 p+ Dual-Well Trench-Isolated CMOS Process 3 Single-crystal ingot
ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Manufacturing Process July 0, 00 1 CMOS Process 1 A Modern CMOS Process gate-oxide TiSi AlCu Tungsten
Manufacturing Process
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Manufacturing Process July 30, 2002 1 CMOS Process 2 A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten
ECE321 Electronics I
ECE321 Electronics I Lecture 19: CMOS Fabrication Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 Miller Effect Interconnect
Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin
Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Last module: Introduction to the course How a transistor works CMOS transistors This
Lecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
Fabrication and Layout
ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide
PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS
Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative
VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris
VLSI Lecture 1 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Based on slides of David Money Harris Goals of This Course Learn the principles of VLSI design Learn to design
CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI
CMOS Technology Flow varies with process types & company N-Well CMOS Twin-Well CMOS STI Start with substrate selection Type: n or p Doping level, resistivity Orientation, 100, or 101, etc Other parameters
VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents UNIT I INTRODUCTION: Introduction to IC Technology MOS, PMOS, NMOS, CMOS & BiCMOS technologies. BASIC ELECTRICAL PROPERTIES : Basic Electrical
VLSI Design and Simulation
VLSI Design and Simulation CMOS Processing Technology Topics CMOS Processing Technology Semiconductor Processing How do we make a transistor? Fabrication Process Wafer Processing Silicon single crystal
Cost of Integrated Circuits
Cost of IC Design 1 Cost of Integrated Circuits NRE (Non-Recurrent Engineering) costs fixed design time and effort, mask generation independent of sales volume / number of products one-time cost factor
Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
Microfabrication of Integrated Circuits
Microfabrication of Integrated Circuits OUTLINE History Basic Processes Implant; Oxidation; Photolithography; Masks Layout and Process Flow Device Cross Section Evolution Lecture 38, 12/05/05 Reading This
Complexity of IC Metallization. Early 21 st Century IC Technology
EECS 42 Introduction to Digital Electronics Lecture # 25 Microfabrication Handout of This Lecture. Today: how are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other
CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction
CMOS VLSI Design Introduction ll materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN Introduction Chapter previews the entire field, subsequent chapters elaborate on specific
ECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 7: CMOS Manufacturing Process Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review of Last
Chapter 3 CMOS processing technology
Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),
EEC 118 Lecture #5: MOS Fabrication. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #5: MOS Fabrication Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 3 this week, report due next week HW 3 due this Friday at 4
conductor - gate insulator source gate n substrate conductor - gate insulator gate substrate n open switch closed switch however: closed however:
MOS Transistors Readings: Chapter 1 N-type drain conductor - gate insulator source gate drain source n p n substrate P-type drain conductor - gate insulator source drain gate source p p substrate n 42
Lecture #18 Fabrication OUTLINE
Transistors on a Chip Lecture #18 Fabrication OUTLINE IC Fabrication Technology Introduction the task at hand Doping Oxidation Thin-film deposition Lithography Etch Lithography trends Plasma processing
EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects
EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type
Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB
Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon
Chapter 2 MOS Fabrication Technology
Chapter 2 MOS Fabrication Technology Abstract This chapter is concerned with the fabrication of metal oxide semiconductor (MOS) technology. Various processes such as wafer fabrication, oxidation, mask
EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation
CMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +
Chapter 2 roblems 2.1 Sketch a process flow that would result in the structure shown in Figure 1-34 by drawing a series of drawings similar to those in this chapter. You only need to describe the flow
This Appendix discusses the main IC fabrication processes.
IC Fabrication B B.1 Introduction This Appendix discusses the main IC fabrication processes. B.2 NMOS fabrication NMOS transistors are formed in a p-type substrate. The NMOS fabrication process requires
Czochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion
EE 330 Lecture 8 IC Fabrication Technology Part II?? - Masking - Photolithography - Deposition - Etching - Diffusion Review from Last Time Technology Files Provide Information About Process Process Flow
The Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication
Schematic creation of MOS field effect transistor.
Schematic creation of MOS field effect transistor. Gate electrode Drain electrode Source electrode Gate oxide Gate length Page 1 Step 0 The positively doped silicon wafer is first coated with an insulating
Lecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
Fabrication and Layout
Fabrication and Layout Kenneth Yun UC San Diego Adapted from EE271 notes, Stanford University Overview Semiconductor properties How chips are made Design rules for layout Reading Fabrication: W&E 3.1,
CHAPTER - 4 CMOS PROCESSING TECHNOLOGY
CHAPTER - 4 CMOS PROCESSING TECHNOLOGY Samir kamal Spring 2018 4.1 CHAPTER OBJECTIVES 1. Introduce the CMOS designer to the technology that is responsible for the semiconductor devices that might be designed
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 02 MOS Transistors - I Hello and welcome to today
Review of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
Process Flow in Cross Sections
Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat
EE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
Department of Electrical Engineering. Jungli, Taiwan
Chapter 3 Fabrication of CMOS Integrated Circuits Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Background Outline The CMOS Process Flow Design Rules Latchup
CMOS Processing Technology
CHAPTER 2 CMOS Processing Technology Outline 2 1. CMOS Technologies 2. Layout Design Rules 3. CMOS Process Enhancements 4. Technology-related CAD Issues 5. Manufacturing Issues CMOS Technologies 3 n-well
EECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
CMOS Processing Technology
CHAPTER 2 CMOS Processing Technology Outline 2 1. CMOS Technologies 2. Layout Design Rules 3. CMOS Process Enhancements 4. Technology-related CAD Issues 5. Manufacturing Issues CMOS Technologies 3 n-well
Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)
Chapter : ULSI Process Integration (0.8 m CMOS Process) Reference. Semiconductor Manufacturing Technology : Michael Quirk and Julian Serda (00). - (00). Semiconductor Physics and Devices- Basic Principles(/e)
ASIC Physical Design CMOS Processes
ASIC Physical Design CMOS Processes Smith Text: Chapters 2 & 3 Weste CMOS VLSI Design Global Foundries: BiCMOS_8HP8XP_Training.pdf BiCMOS_8HP_Design_Manual.pdf Physical design process overview CMOS transistor
EE 434 Lecture 9. IC Fabrication Technology
EE 434 Lecture 9 IC Fabrication Technology Quiz 7 The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 /, determine the resistance between nodes A and
Lect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO
VLSI Systems and Computer Architecture Lab
ΚΥΚΛΩΜΑΤΑ VLSI Πανεπιστήμιο Ιωαννίνων CMOS Technology Τμήμα Μηχανικών Η/Υ και Πληροφορικής 1 From the book: An Introduction ti to VLSI Process By: W. Maly ΚΥΚΛΩΜΑΤΑ VLSI Διάρθρωση 1. N well CMOS 2. Active
Complementary Metal-Oxide-Semiconductor Very Large-Scale Integrated Circuit Design
Complementary Metal-Oxide-Semiconductor Very Large-Scale Integrated Circuit Design Bradley A. Minch Mixed Analog-Digital VLSI Circuits and Systems Lab Cornell University Ithaca, NY 14853 5401 minch@ece.cornell.edu
ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing
ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior
EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:
INSTRUCTIONS Read all of the instructions and all of the questions before beginning the exam. There are 5 problems on this Final Exam, totaling 143 points. The tentative credit for each part is given to
EE CMOS TECHNOLOGY- Chapter 2 in the Text
1 EE 212 FALL 1999-00 CMOS TECHOLOGY- Chapter 2 in the Text In this set of notes we will describe a modern CMOS process flow. In the simplest CMOS technologies, we need to realize simply MOS and MOS transistors
Silicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
Doping and Oxidation
Technische Universität Graz Institute of Solid State Physics Doping and Oxidation Franssila: Chapters 13,14, 15 Peter Hadley Technische Universität Graz Institute of Solid State Physics Doping Add donors
Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University
![Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University](/thumbs/75/72824557.jpg "Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University")
2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,
Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
VLSI PROCESS TECHNOLOGY By ER. HIMANSHU SHARMA
VLSI PROCESS TECHNOLOGY y ER. HIMNSHU SHRM Fabrication Masks Chips Wafers Processing Processed Wafer Traditional CMOS Process Modern CMOS Process Dual-Well Trench-Isolated CMOS gate oxide field oxide l
Isolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
Chapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003
3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss
EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 FABRICATION OF MOS CIRCUITS 2 CMOS CHIP MANUFACTRING STEPS Substrate Wafer Wafer Fabrication (diffusion, oxidation, photomasking, ion implantation, thin film deposition, etc.) Finished Wafer Wafer
Total Points = 110 possible (graded out of 100)
Lab Report 1 Table of Contents 1. Profiles & Layout (9 Points) 2. Process Procedures (20 points) 3. Calculations (36 Points) 4. Questions (35 Points) 5. Bonus Questions (10 Points) Total Points = 110 possible
VLSI Technology. By: Ajay Kumar Gautam
By: Ajay Kumar Gautam Introduction to VLSI Technology, Crystal Growth, Oxidation, Epitaxial Process, Diffusion Process, Ion Implantation, Lithography, Etching, Metallization, VLSI Process Integration,
EE 143 CMOS Process Flow
EE 143 CMOS rocess Flow CT 84 D D G Sub G Sub S S G D S G D S + + + + - MOS Substrate Well - MOS Substrate EE 143 CMOS rocess Flow CT 85 hotoresist Si 3 4 SiO 2 Substrate selection: moderately high resistivity,
1
Analog Chip CAD design tools Process technology Physical layout with L-Edit Neuromorphic Engineering 2 Lecture 3 Cadence Virtuoso Composer XL Schematic editor Cadence Virtuoso Layout XL Layout editor Mentor
Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley
Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic
Fairchild Semiconductor Application Note June 1983 Revised March 2003
Fairchild Semiconductor Application Note June 1983 Revised March 2003 High-Speed CMOS (MM74HC) Processing The MM74HC logic family achieves its high speed by utilizing microcmos Technology. This is a 3.5
EE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 02, 2014 Lecture 01
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Tuesday, September 02, 2014 Lecture 01 1 Instructor: Jing Bai Contact Email: jingbai@d.umn.edu, hone: (218)726-8606, Office: MWAH 255 Webpage:
Graduate Student Presentations
Graduate Student Presentations Dang, Huong Chip packaging March 27 Call, Nathan Thin film transistors/ liquid crystal displays April 4 Feldman, Ari Optical computing April 11 Guerassio, Ian Self-assembly
3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005
3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005 1) This is an open book, take-home quiz. You are not to consult with other class members or anyone else. You may discuss the
EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9
Issued: Tuesday, Nov. 11, 2014 PROBLEM SET #9 Due: Wednesday, Nov. 19, 2010, 8:00 a.m. in the EE 143 homework box near 140 Cory 1. The following pages comprise an actual pwell CMOS process flow with poly-to-poly
HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:
HOMEWORK 4 and 5 March 15, 2009 Homework is due on Monday March 30, 2009 in Class. Chapter 7 Answer the following questions from the Course Textbook: 7.2, 7.3, 7.4, 7.5, 7.6*, 7.7, 7.9*, 7.10*, 7.16, 7.17*,
Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1
Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1 LECTURE 030 INTEGRATED CIRCUIT TECHNOLOGY - I (References [7,8]) Objective The objective of this presentation is: 1.) Illustrate integrated
Semiconductor Manufacturing Technology. IC Fabrication Process Overview
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you
Semiconductor device fabrication
REVIEW Semiconductor device fabrication is the process used to create the integrated circuits (silicon chips) that are present in everyday electrical and electronic devices. It is a multiplestep sequence
EE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 04, 2012 Lecture 01
EE 5611 Introduction to Microelectronic Technologies Fall 2012 Tuesday, September 04, 2012 Lecture 01 1 Instructor: Jing Bai Contact Email: jingbai@d.umn.edu, hone: (218)726-8606, Office: MWAH 255 Webpage:
Microelectronic Device Instructional Laboratory. Table of Contents
Introduction Process Overview Microelectronic Device Instructional Laboratory Introduction Description Flowchart MOSFET Development Process Description Process Steps Cleaning Solvent Cleaning Photo Lithography
PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam
PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process
Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation
Chapter 4 UEEP2613 Microelectronic Fabrication Oxidation Prepared by Dr. Lim Soo King 24 Jun 2012 Chapter 4...113 Oxidation...113 4.0 Introduction... 113 4.1 Chemistry of Silicon Dioxide Formation... 115
Technology process. It s very small world. Electronics and Microelectronics AE4B34EM. Why is the integration so beneficial?
It s very small world Electronics and Microelectronics AE4B34EM 9. lecture IC processing technology Wafer fabrication Lithography How to get 1 000 000 000 Components to 1 cm 2 Human hair on the surface
Surface Micromachining
Surface Micromachining Micro Actuators, Sensors, Systems Group University of Illinois at Urbana-Champaign Outline Definition of surface micromachining Most common surface micromachining materials - polysilicon