N9000 PTFE Processing Guidelines

Size: px
Start display at page:

Download "N9000 PTFE Processing Guidelines"

Transcription

1 N9000 PTFE Substrates The Park/Nelco (previously known as Metclad) NY, NX, and NH families of RF and Microwave materials are woven fiberglass/ptfe composites for use as printed-circuit substrates. The NY, NX, and NH materials are used in high-frequency applications where low loss and controlled dielectric constant and thickness (and thus impedance) are required. The control of these parameters is particularly important Note: The following guidelines are provided to assist Park/Nelco laminate and prepreg users with general recommendations for successful processing during PWB fabrication. The recommendations are for general review purposes only and process adjustments may be required to achieve optimum results in your specific manufacturing environment. for applications such as antennas, filters, couplers, amplifiers, power dividers, and combiners. Using precise control of the resin-to-glass Ratio, Park/Nelco is able to offer a range of materials from the lowest dielectric constant and dissipation factor (the NY family) to more highly reinforced laminate (the NX family), and finally to the low cost, woven reinforced, ceramic filled material (the NH family) with improved dimensional stability. The N9000 materials used in stripline or microstrip applications can be processed using conventional PTFE board fabrication processes and techniques. When a hybrid or mixed material build is used, the NY, NX, and NH materials can also be processed using many typical glass-epoxy or glass-thermoset (i.e., N4000-6, N , and N ) process parameters with few in-line modifications. Material Handling & Storage Store laminate and bond ply material in a flat orientation and in a dry environment (<50% RH). Do not bend, scratch, or dent laminate. BONDING PTFE MULTILAYER PRINTED CIRCUITS PTFE multilayer bonding is different than FR4 multilayer bonding. FR4 multilayer bonding utilizes laminate cores, prepreg, and copper foil. PTFE multilayer bonding utilizes only laminate cores and bonding films. There is no commercially available prepreg for PTFE. There are two types of PTFE multilayer printed circuit boards: all PTFE and bonding film constructions and hybrid PTFE and FR4 constructions. Hybrid PTFE and FR4 Construction: There are two types of hybrid constructions: single layers of PTFE core bonded to one side or both sides of a FR4 printed circuit board. Hybrid constructions normally utilize a sequential lamination process. The FR4 multilayer board and the PTFE multilayer board are processed separately. Utilize the bonding process for PTFE and bonding film constructions listed below for the PTFE portion of the hybrid construction. The two assemblies are then bonded together. The copper ground plane of the PTFE board is bonded to the FR4 board with FR4 prepreg. PTFE and Bonding Film Construction: The two most popular bonding films for PTFE multilayer constructions are thermoplastic FEP, type C, films (fluorinated ethylene propylene) or thermoplastic chlorotrifluoroethylene films such as Neltec FV6700. FEP films are recommended for any PTFE multilayer board that requires high temperature post processing such as plating reflow and leveling. The melting point of FEP is higher than the tin/lead reflow or hot air leveling temperatures and therefore circuit delamination due to heat should not happen. Also, FEP is recommended when bonding to metal ground planes or layers that are mostly metal.

2 SURFACE PREPARATION: Copper: A light micro-etch can be used to remove any residues of etch-resist from the copper circuitry and to provide a greater surface area to which the bonding film will adhere. Mechanical cleaning should NOT be used. Alternative oxides should be used on large areas of copper, such as ground planes, to improve the bond. Brown oxide treatments can be used in lower temperature applications. Substrate: All PTFE surfaces must be clean, dry and free of residues from the chemical processes. All PTFE surfaces must be activated prior to bonding. Use the plasma or sodium etch parameters outlined in the plating section below. PTFE that has been soiled on previous runs must be chemically cleaned and re-activated. Bonding Film: This requires no preparation, but lint-free gloves must be worn when handling the film to prevent contamination. After the above preparation, the materials must be stored in a clean area and should be used within 24 hours. FV6700 BONDING: Chlorotrifluoroethylene films such as Neltec FV6700 have been used to bond PTFE laminate cores together for over 25 years. This unreinforced film melts completely during the lamination process and care should be exercised to prevent excess squeeze out due to over pressure. FV6700 would be considered a medium to high flow adhesive. Surface Preparation: The copper and dielectric surfaces being bonded must be clean and dry. Inner layers should be handled with clean gloves along the periphery and should never be scrubbed. Only chemical cleaning is recommended for inner layers. Organic cleaner is often used along with sulfuric acid and DI water rinses. All PTFE layers should be treated to enhance adhesion. Plasma or sodium etch works well. (Both processes are described below in the plating section). The copper ground planes should be oxide treated prior to bonding to increase surface roughness. As stated above, alternative oxides work well. Red or brown oxide can be used in lower temperature applications. Tooling: Standard pin or slot tooling systems may be used. Tooling holes and slots on inner layers should be surrounded by copper for strength. Stainless steel (304) caul plates are preferred to prevent distortion of circuitry during bonding. Tooling plates must be flat and parallel. FV6700 is a medium to high flow adhesive. Press platens and tooling plates must be flat and parallel to prevent excessive squeeze out and insure uniform bond strength.

3 FV6700 Lay Up: Lay up must be performed in a clean dust-free environment. FV6700 bond ply material is sold.0015 thick. One layer of bond ply has been found to be adequate for filling up to one-ounce copper signal layers. Use of 2 layers of FV6700 is not recommended due to squeeze out of the bond ply. FV6700 is a medium-to-high flow bond ply. FV6700 Bonding Techniques Lay the bonding film between the laminate cores to be laminated. Insert a thermocouple into the laminate at the bond line. Load into a press pre-heated to 235 C. Apply pressure: psi. (Use the minimum pressure possible to prevent excessive adhesive flow.) Hold in the press until the laminate reaches 220 C (This may require minutes) Hold for an additional 15 minutes after the laminate has reached 220 C. (The final temperature at the bond line will approach 235 C). Cool under pressure to less than 90 C before removing from the press. FV6700 Bonding Film Lamination Parameters FEP BONDING Few adhesives can match the broad capabilities of FEP film. Its excellent resistance to both chemicals and high temperatures makes possible bonded structures suitable for service in applications where ordinary adhesives may not be equal to the task. FEP produces strong bonds between two surfaces of PTFE or between PTFE and other substrates that can withstand temperatures greater than 332 C (630 F) above the PTFE melt temperature. FEP is highly viscous at its melting point but it is considered a medium-to-high flow adhesive. Normally, FEP Type C films are used. The type C film is primed to enhance adhesion.

4 Surface Preparation: The copper and dielectric surfaces being bonded must be clean and dry. Inner layers should be handled with clean gloves along the periphery and should never be scrubbed. Only chemical cleaning is recommended for inner layers. Organic cleaner is often used along with sulfuric acid and DI water rinses. All PTFE layers should be treated to enhance adhesion. Plasma or sodium etch works well. (Both processes are described below in the plating section). The copper ground planes should be oxide treated prior to bonding to increase surface roughness. Alternative oxides should be used. Red or brown oxide can be used in lower temperature applications. Tooling: Standard pin or slot tooling systems may be used. Tooling holes and slots on inner layers should be surrounded by copper for strength. Stainless steel (304) caul plates are preferred to prevent distortion of circuitry during bonding. Although FEP is a very low flow adhesive, press platens and tooling plates must be flat and parallel to prevent excessive squeeze out and insure uniform bond strength. FEP Lay-Up: A solid copper border should be utilized on inner core layers to improve handling. For high layer count applications, partial copper borders should be used and offset on adjacent layers so that total thicknesses across the panel remain uniform to minimize circuit distortion after lamination. Due to its high viscosity, the thickness of the FEP film must be adequate to fully encapsulate circuit features..002-inch FEP film is required to encapsulate 1 oz copper features and.001-inch film is required to encapsulate.5 oz copper features. During lay-up, copper foils or thin aluminum foils (less than.003 inches) should be used as release materials. FEP Bonding Techniques Lay the bonding film between the laminate cores to be laminated. Insert the thermocouple into the laminate at the bond line. Load into a press pre-heated to 296 C. Apply pressure: psi. Hold in the press until the laminate reaches 271 C (This may require minutes) Hold for an additional 40 minutes after the laminate has reached 271 C. (The final temperature at the bond line will approach 296 C). Cool under pressure to less than 90 C before removing from the press. The recommended bonding cycle shown in the figure below has a 40 minute soak at 296 C (565 F) with 100 psi of pressure. The critical portions of the cycle are those above 271 C (520 F), the melt point of FEP. Temperature ramp rates should be adjusted to insure good temperature uniformity at temperatures above the melt point.

5 FEP Bonding Film Lamination Parameters Drilling Care must be taken when drilling PTFE materials. PTFE is chemically inert. There is no material available that can chemically remove drill smear from a hole in a PTFE circuit board. The only way to remove the smear is to use a larger drill bit and cut the smear out of the hole. The Neltec NY, NX and NH PTFE materials should be drilled using highly polished carbide tools. The use of repointed tools is not recommended. Panels can be drilled in stacks based on total thickness. The total stack height, including entry and backup materials, should not exceed 70% of the effective flute length of the drill bit. The use of hard phenolic, rigid entry (0.5 mm mm) and backup (1.5 mm 2.0 mm) material is recommended. PTFE laminates are much softer than FR4 laminates. The edges of the holes will be distorted if entry and backup materials are not used during drilling. Aluminum or aluminum-clad materials entry and backup materials are not recommended for any PTFE materials. Aluminum burrs have a tendency to damage the soft PTFE during the machining process. The following feeds and speeds have been proven to work well in production environments and are recommended as a beginning point to develop specific process parameters. Drilling Parameters To drill clean holes that do not contain drill smear, close attention must be placed on the drill speed and rate the drill enters and exits the material. As stated above, polished carbide drill bits work best on PTFE. The following parameters are basic recommendations for drilling PTFE. All fabricators should determine the optimal parameters for their equipment and tooling. Remember: Use new, polished, carbide tooling to guarantee the highest hole quality. Chip Load: (0.025 mm mm) per revolution Surface Speed: sfm ( m/s) Retract Rate: IPM ( mm/s) Tool Type: Polished Carbide Tool Life: inches of dielectric (i.e. for 0.030, approximately hits) depending on hole quality required.

6 Baseline Drilling Parameters Hole Diameter Inches (mm) Surface Speed SFM (mm/s) Spindle Speed (min) (RPM) Feed Rate Inches/min (mm/s) Chip Load Inches/rev (mm/rev).020 (.50) , (16.2) (.75) , (10.8) (1.0) , (8.1) (1.5) , (8.1).0015 Hole Cleaning Deburring: Use proper entry and exit materials to minimize burr formation. Hard phenolic entry and exit materials are recommended for PTFE laminates. Aluminum or aluminum-clad materials can be used but bird nesting must be eliminated or the dielectric will be damaged. The aluminum burrs have a tendency to damage the soft PTFE during drilling. If copper burrs are observed after drilling, scrubbing with minimal force should be used to prevent deformations. Use a highpressure wash to remove debris from holes. Desmear of Through Hole For situations where FR4 or similar prepreg (i.e., N4000-6, -13, or N ) is used in a hybrid PCB format, chemical desmear can be used to desmear the non-ptfe layers. Use a recipe similar to the one shown below: Typical Solvent Conditioner Type Temp Time Butyl 50 wt% 130 F ± 5 (54 C ± 2.8) 3-7 min. Typical Oxidizer Parameters Alkaline Permanganate 175 F ± 5 (79 C ± 2.8) 8-15 min. Plasma For hybrid packages with thermoset bond plies, plasma desmear should be used before Sodium etch (see next section) to get maximum adhesion of plating. If plasma is used for FR4 desmear and then for PTFE surface activation, the FR4 must be desmeared prior to treating the PTFE. Desmear is not possible on PCBs using pure PTFE and thermoplastic (i.e., FV6700 or FEP) bond-ply applications. Plasma Process The process below is a good starting point for FR4 and some other thermoset resin systems in a hybrid format. Cycle A: Step 1 Step 2 O 2 50%; He 50%; power of 4300 watts RF and 250 psi for 10 Minutes He 100%; power of 2575 watts; 250 psi for 15 minutes; final temperature, 175 F (79 C). Cycle B: Step 1 O 2 90%; N 2 10%; with final temperature of 135 F (57 C) Step 2 CF %, O 2 balance; final temperature is 230 F (110 C) Step 3 O 2 100%; One half the power used in Step 1 Cycle C: Step 1 O 2 50%; He 50%; power of 4300 watts RF; 250 psi for 10 Minutes

7 Step 2 He 100%; power of 2575 watts; 250 psi for 15 minutes; final temperature, 175 F (79 C). PTFE THROUGH-HOLE PREPARATION: Plasma: Plasma processes typically used to desmear epoxy-based boards, (O 2 / CF 4 or O 2 / NF 3 ) appear to have limited effectiveness when treating PTFE surfaces. However, other gasses such as NH 3 or (70% H 2 / 30% N 2 ) blends have been found to yield very good results with conventional production plasma equipment. The process conditions outlined below have been found to increase the ability to plate as well the ability to bond as those obtained by sodium etching. All loose debris in the holes should be removed prior to treatment. Cycle 1: Step 1 NH 3 or (70% H 2 / 30% N 2 ) 100 mtorr Pump-down, 250 mtorr operating, power of 4000 watts; frequency of 40 khz; voltage of V; cycle time of minutes Contact your local Nelco representative for additional information. Park/Nelco materials should not need any baking prior to plasma. (Ceramic loaded PTFE materials from other vendors do require a pre-bake of at least one hour). Plasma treated holes are more delicate than sodium etched holes. Panels should not be exposed to any pressure wash or scrubbing process after plasma treatment prior to metallization. Sodium-Complex Etch: Use the Sodium Etch process as an alternative to the plasma process (above). This etchant is actually Sodium Napthalate complex in a glycol solution. Several commercial Sodium etchants are available in the market and are commonly used. Contact your local Nelco representative for additional information. Metallization: Conventional plating may be used to plate PTFE. Electroless copper as well as the palladium catalyst direct plating process such as Shipley s Crimson process, work well on PTFE substrates after hole prep. All treated PTFE should be processed within 24 hours. If not, retreat the holes prior to metalization. Once the electroless copper or direct plating has been used, standard electrolytic copper can be used. Remember, the secret to good plated through holes on PTFE substrates is a strong ductile cooper. The electrolytic copper should have a tensile strength of at least 30,000 psi and copper elongation of at least 15%. Panels are often flash electroplated inch ( µm) after electroless copper plating to reduce the risk of voiding holes while preparing surfaces for photo resist. Soldermask PTFE and ceramic filled surfaces do not require pre-treatment or conditioning prior to solder-mask application. Baking is desirable to drive out moisture prior to solder-mask treatment. Reflow/HASL Bake prior to re-flow or hot air solder leveling. Imaging The dimensional stability of Neltec s PTFE material is excellent. The dimensional change should be <0.5 mils/inch (0.005 mm/cm), but does depend on the prepreg, construction, and process.

8 Developing/Etching/Stripping Due the low modulus of the PTFE materials, frames and leaders may be required when processing thin laminates through some conveyorized equipment. Standard etchants can be used. Routing Once circuits have been drilled and plated, the circuits must be removed from the master panel. Routing, steel rule die cutting, waterjet cutting, and laser cutting can be used depending on required edge quality and cutting tolerances. In the case of routing, standard carbide (helical two flute or four flute) routers are recommended. Copper foil should be etched away from the routed edge to prevent burring. Tool life is approximately 2 to 5 feet of linear travel, depending on the specifications for edge quality or edge plating. For edge plating, follow the hole plating recommendations above. All fabricators should determine the optimal parameters for their equipment and tooling. Remember: Use new, polished, carbide tooling to guarantee the highest edge quality. Typical routing parameters for stack heights of (6.35 mm): Tool size: Feed rate: Speed: (2.36 mm) 60 IPM 24k RPM The above processing guides are recommendations only and intended for general review. Process adjustments may be required to achieve optimum results.

9 Park/Nelco reserves the rights to make changes without further notice to any products herein to improve reliability, function or design. Park/Nelco does not assume any reliability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights nor the rights of others. This disclaimer of warranty is in lieu of all warranties whether expressed, implied or statutory, including implied warranties of merchantability or fitness for a particular purpose. Park/Nelco is an Equal Opportunity / Affirmative Action Employer.

RO4835T Core/RO4450T Bonding Layers Multi-Layer Board Processing Guidelines

RO4835T Core/RO4450T Bonding Layers Multi-Layer Board Processing Guidelines Fabrication Technical Articles Notes RO4835T Core/RO4450T Bonding Layers Multi-Layer Board Processing Guidelines These guidelines were developed to provide fabricators basic information on processing core

More information

RF-43. General Processing Guidelines

RF-43. General Processing Guidelines RF-43 General Processing Guidelines Petersburgh, NY Tel: 800-833-1805 Fax: 518-658-3988 Europe Tel: +353-44-38300 Fax: +353-44-44369 Asia Tel: +82-31-704-1858 Fax: +82-31-704-1857 www.taconic-add.com www.taconic.co.kr

More information

Cer-10. General Processing Guidelines

Cer-10. General Processing Guidelines Cer-10 General Processing Guidelines Petersburgh, NY Tel: 800-833-1805 Fax: 518-658-3988 Europe Tel: +353-44-38300 Fax: +353-44-44369 Asia Tel: +82-31-704-1858 Fax: +82-31-704-1857 www.taconic-add.com

More information

RO3000 and RO3200 Series High Frequency Laminates STRIPLINE AND MULTILAYER CIRCUITS

RO3000 and RO3200 Series High Frequency Laminates STRIPLINE AND MULTILAYER CIRCUITS Fabrication Notes RO3000 and RO3200 Series High Frequency Laminates STRIPLINE AND MULTILAYER CIRCUITS MATERIAL DESCRIPTION: RO3003, RO3006 and RO3010 copper clad laminates are filled PTFE composites offering

More information

Corrective Action: 1. Determine type of nailhead, single sided nailheading or bidirectional

Corrective Action: 1. Determine type of nailhead, single sided nailheading or bidirectional APPLICATION NOTES Drilling Defects: Causes and Solutions Rev April 3 2012 Nailheading: Nailheading is the distortion of the copper inner layer at the hole wall, this distortion takes the form of a Nailhead.

More information

RT/duroid 5870/5880 High Frequency Laminates Fabrication Guidelines

RT/duroid 5870/5880 High Frequency Laminates Fabrication Guidelines Fabrication Technical Articles Notes RT/duroid 5870/5880 High Frequency Laminates Fabrication Guidelines Notes on Packaging, Receiving, Storing, and Preparation for Processing Packaging High frequency

More information

PRELIMINARY. RO4533, RO4534, AND RO4535 Laminates. Preliminary Data Sheet Antenna Grade Laminates

PRELIMINARY. RO4533, RO4534, AND RO4535 Laminates. Preliminary Data Sheet Antenna Grade Laminates Advanced Circuit Materials Rogers Antenna Grade Materials RO4500 Series Cost Performance Antenna Grade Laminates A new line of cost/performance materials from Rogers Corporation. These laminates are specifi

More information

RO4000 Series High Frequency Circuit Materials

RO4000 Series High Frequency Circuit Materials Advanced Circuit Materials Division 100 S. Roosevelt Avenue Chandler, AZ 85226 Tel: 480-961-1382, Fax: 480-961-4533 www.rogerscorporation.com Advanced Circuit Materials Data Sheet RO4000 Series High Frequency

More information

RO4000 Series High Frequency Circuit Materials

RO4000 Series High Frequency Circuit Materials Advanced Circuit Materials Division 100 S. Roosevelt Avenue Chandler, AZ 85226 Tel: 480-961-1382, Fax: 480-961-4533 www.rogerscorporation.com Advanced Circuit Materials Data Sheet RO4000 Series High Frequency

More information

How Printed Circuit Boards are Made. Todd Henninger Field Applications Engineer Midwest Region

How Printed Circuit Boards are Made. Todd Henninger Field Applications Engineer Midwest Region PCB 101: How Printed Circuit Boards are Made Todd Henninger Field Applications Engineer Midwest Region Tooling PRE-PRODUCTION ENGINEERING (Tooling) Design Data Package CAD Data (ODB++ or Gerber 274x format)

More information

High Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation

High Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation High Frequency Circuit Materials Attributes John Coonrod, Rogers Corporation Specialty high frequency circuit materials have been used in the PCB industry for decades and for many different reasons. There

More information

Taconic Advanced Dielectric Division. Thomas McCarthy. Sean Reynolds. Jon Skelly

Taconic Advanced Dielectric Division. Thomas McCarthy. Sean Reynolds. Jon Skelly Strategies for Designing Microwave Multilayer Printed Circuit Boards Using Stripline Structures Taconic Advanced Dielectric Division Thomas McCarthy Sean Reynolds Jon Skelly Multilayer/Stripline Design

More information

Figure 1 Introduction Figure 2 Line Land Inner copper layer Plated through hole Fig. 1

Figure 1 Introduction Figure 2 Line Land Inner copper layer Plated through hole Fig. 1 A new type of entry board, called "FAE sheet", was developed using a unique lubricant film laminated on an aluminum sheet. The FAE sheet has significantly improved drilling qualities such as hole accuracy,

More information

No Process Guidelines. Laminate R-1755C Prepreg R-1650C. High Reliability Glass Epoxy Multi-layer Materials

No Process Guidelines. Laminate R-1755C Prepreg R-1650C. High Reliability Glass Epoxy Multi-layer Materials No.17062957 Process Guidelines Laminate R-1755C Prepreg R-1650C High Reliability Glass Epoxy Multi-layer Materials No.17062957-1 General Material Storage R-1650C laminate and R-1650C prepreg is the same

More information

FR402 Processing Guide

FR402 Processing Guide FR402 Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that will

More information

I-Speed Processing Guide

I-Speed Processing Guide I-Speed Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that

More information

No Process Guidelines. Laminate R-5775 Prepreg R High Speed, Low Loss Multi-layer Materials

No Process Guidelines. Laminate R-5775 Prepreg R High Speed, Low Loss Multi-layer Materials No.17062967 Process Guidelines Laminate R-5775 Prepreg R-5670 High Speed, Low Loss Multi-layer Materials No.17062967-1 General Material Storage Laminate should be stored flat in a cool dry environment.

More information

No Process Guidelines. Laminate R-5785 Prepreg R High Speed, Low Loss Multi-layer Materials

No Process Guidelines. Laminate R-5785 Prepreg R High Speed, Low Loss Multi-layer Materials No.17062968 Process Guidelines Laminate R-5785 Prepreg R-5680 High Speed, Low Loss Multi-layer Materials No.17062968-1 General Material Storage Laminate should be stored flat in a cool dry environment.

More information

No Process Guidelines. Laminate R-5725 Prepreg R High Speed, Low Loss Multi-layer Materials

No Process Guidelines. Laminate R-5725 Prepreg R High Speed, Low Loss Multi-layer Materials No.17062965 Process Guidelines Laminate R-5725 Prepreg R-5620 High Speed, Low Loss Multi-layer Materials No.17062965-1 General Material Storage R-5725 laminate and R-5620 prepreg is the same as our conventional

More information

FR408 Processing Guide

FR408 Processing Guide FR408 Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that will

More information

New Developments in PCB Laminates. Dean Hattula, John Coonrod Rogers Corporation Advanced Circuit Materials Division

New Developments in PCB Laminates. Dean Hattula, John Coonrod Rogers Corporation Advanced Circuit Materials Division New Developments in PCB Laminates Dean Hattula, John Coonrod Rogers Corporation Advanced Circuit Materials Division Overview PCB laminate properties Thermal stability Electrical performance Summary PCB

More information

I-Tera MT40 Processing Guide

I-Tera MT40 Processing Guide I-Tera MT40 Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points

More information

FABRICATING HIGH CURRENT, HEAVY COPPER PCBS

FABRICATING HIGH CURRENT, HEAVY COPPER PCBS Royal Circuit Solutions 21 Hamilton Ct, Hollister, CA 95023 (831) 636-7728 www.royalcircuits.com FABRICATING HIGH CURRENT, HEAVY COPPER PCBS INTRODUCTION All printed circuit boards (PCBs) carry current

More information

IS410 Processing Guide

IS410 Processing Guide IS410 Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that will

More information

Taconic Advanced Dielectric Division. Thomas McCarthy. Sean Reynolds. Jon Skelly

Taconic Advanced Dielectric Division. Thomas McCarthy. Sean Reynolds. Jon Skelly Strategies for Designing Microwave Multilayer Printed Circuit Boards Using Stripline Structures Taconic Advanced Dielectric Division Thomas McCarthy Sean Reynolds Jon Skelly Multilayer/Stripline Design

More information

How to select PCB materials for highfrequency

How to select PCB materials for highfrequency How to select PCB materials for highfrequency apps Find out how to simplify that choice when striving for the best tradeoff between ease of fabrication and best electrical performance. By John Coonrod

More information

DE104i Processing Guide

DE104i Processing Guide DE104i Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that

More information

Astra MT77 Processing Guide

Astra MT77 Processing Guide Astra MT77 Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that

More information

FR408HR. Processing Guide. Part 1: Prepreg Storage and Handling. Part 2: Innerlayer Preparation. Dimensional Stability. Handling Suggestions

FR408HR. Processing Guide. Part 1: Prepreg Storage and Handling. Part 2: Innerlayer Preparation. Dimensional Stability. Handling Suggestions FR408HR Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that

More information

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang

ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang ICDs (InterConnect Defects) What are they? Where do they come from? How can we make them go away? Doug Trobough Suixin Zhang Definition of ICD ICDs are any defect that occurs adjacent to the innerlayer

More information

FR408HR & FR408HRIS Processing Guide

FR408HR & FR408HRIS Processing Guide FR408HR & FR408HRIS Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting

More information

IS620i Processing Guide

IS620i Processing Guide IS620i Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that

More information

: GA-170-LE/ GA-170B-LE

: GA-170-LE/ GA-170B-LE Grace Electron Corp. Processing Guide Phenolic Cured Material Laminate/ Prepreg : GA-170-LE/ GA-170B-LE Grace Electron Corp. Tech. & QA Dept. Revision 2010/3/30 Page 1 of 7 @2010Grace Group Grace Declaration:

More information

: GA-HF-14/ GA-HFB-14

: GA-HF-14/ GA-HFB-14 Grace Electron Corp. Processing Guide Halogen Free Material Laminate/ Prepreg : GA-HF-14/ GA-HFB-14 Grace Electron Corp. Tech. & QA Dept. Revision 2009/5/18 Page 1 of 7 @2009Grace Group Grace Declaration:

More information

ALTIUMLIVE 2018: NAVIGATING THE COMPLEXITIES OF PCB MATERIAL SELECTION

ALTIUMLIVE 2018: NAVIGATING THE COMPLEXITIES OF PCB MATERIAL SELECTION ALTIUMLIVE 2018: NAVIGATING THE COMPLEXITIES OF PCB MATERIAL SELECTION Chris Hunrath Insulectro, VP of Technology San Diego October 4 Outline 1 PCB Material Overview 2 What is the Dielectric Constant of

More information

The most common methods used by the electronic industry to laminate multilayer circuits:

The most common methods used by the electronic industry to laminate multilayer circuits: 2007 InduBond 130N Comparative Chemplate Materials, S.L 30/11/2007 Document revelation not allowed without Chemplate Introduction Lamination of individual circuit layers is a process is used within the

More information

Innovative PCB Solutions. Win time and flexibility benefit from Swiss quality. THE PCB CHALLENGE Doing it together

Innovative PCB Solutions. Win time and flexibility benefit from Swiss quality. THE PCB CHALLENGE Doing it together Innovative PCB Solutions Win time and flexibility benefit from Swiss quality THE PCB CHALLENGE Doing it together INDIVIDUAL CUSTOMER SOLUTIONS from a reliable partner 2 Optiprint offers consulting, development

More information

: GA-170-LL/ GA-170B-LL

: GA-170-LL/ GA-170B-LL Grace Electron Corp. Processing Guide Phenolic Cured Material Laminate/ Prepreg : GA-170-LL/ GA-170B-LL Grace Electron Corp. Tech. & QA Dept. Revision 2010/6/14 Page 1 of 6 @2010Grace Group Grace Declaration:

More information

Troubleshooting. for. Printed Board. Manufacture. and Assembly IPC PE-740. Revision A December Developed by THE INSTITUTE FOR INTERCONNECTING

Troubleshooting. for. Printed Board. Manufacture. and Assembly IPC PE-740. Revision A December Developed by THE INSTITUTE FOR INTERCONNECTING IPC PE-740 Revision A December 1997 Troubleshooting for Printed Board Manufacture and Assembly IPC 1997 Developed by THE INSTITUTE FOR INTERCONNECTING AND PACKAGING ELECTRONIC CIRCUITS December 1997 IPC-PE-740

More information

Device Attachment Methods and Wirebonding Notes for RT/duroid and RO4000 Series High Frequency Laminates

Device Attachment Methods and Wirebonding Notes for RT/duroid and RO4000 Series High Frequency Laminates Device Attachment Methods and Wirebonding Notes for RT/duroid and RO4000 Series High Frequency Laminates Volume production of microwave circuit assemblies requires fast, reliable and efficient methods

More information

Flexible PCB Plating Through Hole Considerations, Experiences and Solutions

Flexible PCB Plating Through Hole Considerations, Experiences and Solutions Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Flexible PCB Plating Through Hole Considerations, Experiences and Solutions Neil Patton Atotech

More information

Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process

Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process PCBs/Overview Printed Circuit Boards (PCB) Introduction Conductors. Supply Planes. Dielectric. Vias PCB Manufacturing Process Electronic Assembly Manufacturing Process 29/09/2005 EE6471 (KR) 263 PCBs/Overview

More information

Welcome to Streamline Circuits Lunch & Learn. Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology

Welcome to Streamline Circuits Lunch & Learn. Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology Welcome to Streamline Circuits Lunch & Learn Design for Reliability & Cost Reduction of Advanced Rigid-Flex/Flex PCB Technology Accurate PCB data is critical to the tooling process. Here are some key items

More information

Qualification and Performance Specification for High Frequency (Microwave) Printed Boards

Qualification and Performance Specification for High Frequency (Microwave) Printed Boards Qualification and Performance Specification for High Frequency (Microwave) Printed Boards Developed by the High Speed/High Frequency Board Performance Subcommittee (D-22) of the High Speed/High Frequency

More information

FR406N Processing Guide

FR406N Processing Guide FR406N Processing Guide The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that

More information

Flexible Substrates for Smart Sensor Applications

Flexible Substrates for Smart Sensor Applications Flexible Substrates for Smart Sensor Applications A novel approach that delivers miniaturized, hermetic, biostable and highly reliable smart sensor modules. AUTHORS Dr. Eckardt Bihler, Dr. Marc Hauer,

More information

Low CTE / High Tg FR-4 with High Heat Resistance

Low CTE / High Tg FR-4 with High Heat Resistance Low CTE / High Tg FR-4 with High Heat Resistance Laminate: EM-827 Prepreg: EM-827B 1 Features Tg(DSC) > 170 Z direction CTE < 3.0% (50~260 ) High thermal degradation temperature: Td > 340 Excellent thermal

More information

IS620i. Part 1: Prepreg Storage and Handling. Part 2: Innerlayer Preparation. appropriate environmental control.

IS620i. Part 1: Prepreg Storage and Handling. Part 2: Innerlayer Preparation. appropriate environmental control. IS620i The processing guidelines contained in this document were developed through in-house testing and field experience. However, they should be considered to be starting points that will require further

More information

Thermal image of 0603 capacitor at the center of a microstrip (47pF/250V/C0G) assembled on RF-35TC under 200 watts applied power.

Thermal image of 0603 capacitor at the center of a microstrip (47pF/250V/C0G) assembled on RF-35TC under 200 watts applied power. offers a "best in class" low dissipation factor with high thermal conductivity. This material is best suited for high power applications where every 1/10 th of a db is critical and the PWB substrate is

More information

Basic 4-layer manufacturing process

Basic 4-layer manufacturing process Basic 4-layer manufacturing process Erwin Lemmens - AQC BV 7-11 D&E BE / Booth 1 8-11 D&E NL / Booth 18 AQC (Advanced Quality Control) BV Supplying pcb s, flex, flex-rigids, aluminium, etc - standard and

More information

The Anatomy of a PCB SINGLE-SIDED BOARD

The Anatomy of a PCB SINGLE-SIDED BOARD Published on Online Documentation for Altium Products (https://www.altium.com/documentation) 主页 > The Board Using Altium Documentation Modified by Jason Howie on Apr 11, 2017 Open up just about any electronic

More information

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

Building HDI Structures using Thin Films and Low Temperature Sintering Paste Building HDI Structures using Thin Films and Low Temperature Sintering Paste Catherine Shearer, James Haley and Chris Hunrath Ormet Circuits Inc. - Integral Technology California, USA chunrath@integral-hdi.com

More information

MICROWAVE & RF MATERIALS GUIDE

MICROWAVE & RF MATERIALS GUIDE MICROWAVE & RF MATERIALS GUIDE RF & Microwave Materials Guide Arlon Microwave Materials specializes in products made from fluoropolymers (i.e. PTFE), ceramic-filled fluoropolymers, ceramic-filled hydrocarbon

More information

Yash Sutariya President

Yash Sutariya President Yash Sutariya President Saturn Electronics Corporation Glory Faith North America Saturn Flex Systems Key Inputs to PCB Reliability Backbone Fabrication Processes Multilayer Press Via Drilling Copper Through

More information

TECHNICAL DATA SHEET DESCRIPTION PHYSICAL CHARACTERISTICS PRODUCT CHARACTERISTICS ETERTEC PR8200Y1 PHOTO-IMAGEABLE COVERLAY

TECHNICAL DATA SHEET DESCRIPTION PHYSICAL CHARACTERISTICS PRODUCT CHARACTERISTICS ETERTEC PR8200Y1 PHOTO-IMAGEABLE COVERLAY TECHNICAL DATA SHEET ETERTEC PR8200Y1 PHOTO-IMAGEABLE COVERLAY DESCRIPTION ETERTEC PR8200Y1 is an alkaline processable dry film photopolymer permanent photoresist utilising epoxy chemistry materials well

More information

TECHNICAL DATA SHEET 1 P a g e Revised January 9, 2014

TECHNICAL DATA SHEET 1 P a g e Revised January 9, 2014 1 P age Revised January 9, 2014 TAIYO PSR-4000 CC01SE (UL Name: PSR-4000JV / CA-40JV) LIQUID PHOTOIMAGEABLE CURTAIN COAT SOLDER MASK Curtain Coat Application Aqueous Developing Solder Mask RoHS Compliant

More information

Via Formation Process for Smooth Copper Wiring on Insulation Layer with Adhesion Layer

Via Formation Process for Smooth Copper Wiring on Insulation Layer with Adhesion Layer Sasaki and Tani: Via Formation Process for Smooth Copper Wiring (1/6) [Technical Paper] Via Formation Process for Smooth Copper Wiring on Insulation Layer with Adhesion Layer Shinya Sasaki and Motoaki

More information

CANDOR Industries Inc. High Quality PCB Manufacturing Solutions

CANDOR Industries Inc. High Quality PCB Manufacturing Solutions CANDOR Industries Inc High Quality PCB Manufacturing Solutions 1 Our Mission Founded in 1999, Candor is an industry leader in High Technology Printed Circuit Board Fabrication Services. Quick turn services

More information

LEAD-FREE ASSEMBLY COMPATIBLE PWB FABRICATION AND ASSEMBLY PROCESSING GUIDELINES.

LEAD-FREE ASSEMBLY COMPATIBLE PWB FABRICATION AND ASSEMBLY PROCESSING GUIDELINES. LEAD-FREE ASSEMBLY COMPATIBLE PWB FABRICATION AND ASSEMBLY PROCESSING GUIDELINES. TECHNICAL BULLETIN As the industry has moved to lead-free assembly processing, the performance demands on the lead free

More information

Chapter 14. Designing with FineLine BGA Packages

Chapter 14. Designing with FineLine BGA Packages Chapter 14. Designing with FineLine BGA Packages S53009-1.3 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices

More information

Part One Introduction

Part One Introduction j1 Part One Introduction Evolvable Designs of Experiments: Applications for Circuits. Octavian Iordache Copyright Ó 2009 WILEY-VCH Verlag GmbH & Co. KGaA, Weinheim ISBN: 978-3-527-32424-8 j3 1 Printed

More information

Stackup Planning, Part 1

Stackup Planning, Part 1 by Barry Olney coulmn BEYOND DESIGN Stackup Planning, Part 1 The PCB substrate that physically supports the components, links them together via highspeed interconnects and also distributes highcurrent

More information

Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing

Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing Thermal Reliability of Laser Ablated Microvias and Standard Through-Hole Technologies as a Function of Materials and Processing Todd Young Isola Frank Polakovic and Michael Carano Electrochemicals Inc.

More information

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink

The Optimal Passive Thermal Management Soldering and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink The Optimal Passive Thermal Management ing and Electrically-Isolating Power Semiconductors to Within 33-micron (1.3 mil) of The Heat Sink Jim Fraivillig Fraivillig Technologies 3315 Toro Canyon Road Austin,

More information

Sherlock 4.0 and Printed Circuit Boards

Sherlock 4.0 and Printed Circuit Boards Sherlock 4.0 and Printed Circuit Boards DfR Solutions January 22, 2015 Presented by: Dr. Nathan Blattau Senior Vice President 9000 Virginia Manor Rd Ste 290, Beltsville MD 20705 301-474-0607 www.dfrsolutions.com

More information

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD

PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD NCAB Group Seminars PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD NCAB GROUP PCB Production Process Introduction to Multilayer PCBs 2 Introduction to multilayer PCB s What is a multilayer

More information

Verifying The Reliability Of Connections In HDI PWBs

Verifying The Reliability Of Connections In HDI PWBs Verifying The Reliability Of Connections In HDI PWBs The stacking of via holes is used effectively in the development of high density circuits on build-up printed wiring boards (PWBs). However, when micro

More information

Manufacturing Capacity

Manufacturing Capacity Capability List Manufacturing Capacity QTA & Prototype Layer : 1L ~32 L Impedance Board Ball Grid Array ( BGA ) Blind/ Buried Via Micro Via ( Laser Drilling) Flex /Rigid Flexible PCB Series Orders Layer

More information

Low Dielectric Constant 3.9. RoHS/WEEE compliant. SMT Board Designs using LCCC s or other low expansion chip carriers (See Figure 1)

Low Dielectric Constant 3.9. RoHS/WEEE compliant. SMT Board Designs using LCCC s or other low expansion chip carriers (See Figure 1) WOVEN KEVLAR REINFORCED LAMINATE AND PREPREG is a woven Kevlar aramid fiber reinforced multifunctional epoxy laminate and prepreg system engineered to provide in-plane CTE values as low as 6 ppm/ C for

More information

Option Technologies. Ventec International Group Offshore Masslam Solutions From Prototype To Volume. Drilled Masslam from Taiwan

Option Technologies. Ventec International Group Offshore Masslam Solutions From Prototype To Volume. Drilled Masslam from Taiwan Option Technologies Ventec International Group Offshore Masslam Solutions From Prototype To Volume Drilled Masslam from Taiwan Manufacturing Capabilities Capabilities Maximum Layer Count 34 Maximum Panel

More information

Option Technologies. Ventec International Group Offshore Masslam Solutions From Prototype To Volume. Drilled Masslam from Taiwan

Option Technologies. Ventec International Group Offshore Masslam Solutions From Prototype To Volume. Drilled Masslam from Taiwan Option Technologies Ventec International Group Offshore Masslam Solutions From Prototype To Volume Drilled Masslam from Taiwan Manufacturing Capabilities Capabilities Maximum Layer Count 34 Maximum Panel

More information

Flexible Printed Circuits Design Guide

Flexible Printed Circuits Design Guide www.tech-etch.com/flex Flexible Printed Circuits Design Guide Multilayer SMT Assembly Selective Plating of Gold & Tin-Lead Fine Line Microvias Cantilevered & Windowed Leads 1 MATERIALS CONDUCTOR Copper

More information

Polymer Composites Incorporated

Polymer Composites Incorporated Description And Product Highlights Non-Critical Mix Ratio, Equal Parts by Volume Non-sagging, Stay In Place, Clean Adhesive Placement Bonds Steel, Aluminum, Soft Metals, Concrete, Ceramic High Performance

More information

PEC (Printed Electronic Circuit) process for LED interconnection

PEC (Printed Electronic Circuit) process for LED interconnection PEC (Printed Electronic Circuit) process for LED interconnection Higher wattage LED s/ power components or their placement in higher densities, requires a larger dissipation of heat in a more effective

More information

IPC-6012DA with Amendment 1. Automotive Applications Addendum to IPC-6012D Qualification and Performance Specification for Rigid Printed Boards

IPC-6012DA with Amendment 1. Automotive Applications Addendum to IPC-6012D Qualification and Performance Specification for Rigid Printed Boards A with Amendment 1 Automotive Applications Addendum to Qualification and Performance Specification for Rigid s FINAL DRAFT FOR INDUSTRY REVIEW MAY 2018 0.1 Scope This addendum provides requirements to

More information

Arlon. Our Suppliers. 4B Delta Drive Tewkesbury Gloucestershire GL20 8HB United Kingdom

Arlon. Our Suppliers. 4B Delta Drive Tewkesbury Gloucestershire GL20 8HB United Kingdom 4B Delta Drive Tewkesbury Gloucestershire GL20 8HB United Kingdom T +44 (0)1684 299930 F +44 (0)1684 290551 enquiries@trackwise.co.uk www.trackwise.co.uk RF and Microwave Substrates Directory Please note

More information

14. Designing with FineLine BGA Packages

14. Designing with FineLine BGA Packages 14. Designing with FineLine BGA Packages S51014-1.0 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices (PLDs)

More information

NP-180R NAN YA PLASTICS CORPORATION ELECTRONIC MATERIALS DIVISION. COPPER CLAD LAMINATE DEPARTMENT NO TUNG HWA N. ROAD, TAIPEI, TAIWAN.

NP-180R NAN YA PLASTICS CORPORATION ELECTRONIC MATERIALS DIVISION. COPPER CLAD LAMINATE DEPARTMENT NO TUNG HWA N. ROAD, TAIPEI, TAIWAN. New: 2014/04/30 flame retardant copper clad laminate NP-180R High Tg 175 (DSC) Excellent dimensional stability through-hole reliability Excellent electrical, chemical and heat resistance properties IPC-4101C

More information

Modeling Printed Circuit Boards with Sherlock 3.2

Modeling Printed Circuit Boards with Sherlock 3.2 Modeling Printed Circuit Boards with Sherlock 3.2 DfR Solutions September 23, 2014 Presented by: Dr. Nathan Blattau Senior Vice President 9000 Virginia Manor Rd Ste 290, Beltsville MD 20705 301-474-0607

More information

Scotch-Weld TM. Epoxy Adhesive/Coating Technical Data July, 2011

Scotch-Weld TM. Epoxy Adhesive/Coating Technical Data July, 2011 Scotch-Weld TM Technical Data July, 2011 Product Description 3M Scotch-Weld is an amber tinted thermosetting adhesive/coating for metal to metal bonding and coating. It can be used to assemble laminated

More information

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape

Beam Leads. Spider bonding, a precursor of TAB with all-metal tape Beam Leads The vast majority of chips are intended for connection with thermosonic bonds: all other methods require some modification to the wafer. As early as 1972, Jordan described three gang-bonding

More information

Qualification and Performance Specification for Flexible Printed Boards

Qualification and Performance Specification for Flexible Printed Boards Qualification and Performance Specification for Flexible Printed Boards Developed by the Flexible Circuits Performance Specifications Subcommittee (D-12) of the Flexible Circuits Committee (D-10) of IPC

More information

Cycom Modified Cyanate Prepreg System

Cycom Modified Cyanate Prepreg System TECHNICAL DATA SHEET AEROSPACE MATERIALS Cycom 55-2 Modified Cyanate Prepreg System DESCRIPTION The Rigidite 55-2 Prepreg System is a 350 F (177 C) curing modified cyanate ester resin. This system has

More information

!"#$#%&#'(() ) **+,-./01)2-,-.3)456,1) /0! **)

!#$#%&#'(() ) **+,-./01)2-,-.3)456,1) /0! **) !"#$#%&#'(() ) **+,-./01)2-,-.3)456,1) /0!7.5853-09**) B 2 IT is a Toshiba Process Technology 1. Conductive Ag bumps are printed on a sheet of Cu foil. 2. Prepreg is pierced through by the bumps 3. Another

More information

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the

More information

Interconnection Reliability of HDI Printed Wiring Boards

Interconnection Reliability of HDI Printed Wiring Boards Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Interconnection Reliability of HDI Printed Wiring Boards Tatsuo Suzuki Nec Toppan Circuit Solutions,

More information

Designing With High-Density BGA Packages for Altera Devices. Introduction. Overview of BGA Packages

Designing With High-Density BGA Packages for Altera Devices. Introduction. Overview of BGA Packages Designing With High-Density BGA Packages for Altera Devices December 2007, ver. 5.1 Application Note 114 Introduction As programmable logic devices (PLDs) increase in density and I/O pins, the demand for

More information

GRAPHIC MANUFACTURING CAPABILITY Q217-18

GRAPHIC MANUFACTURING CAPABILITY Q217-18 All features are design dependent and may not be achievable in combination Reduced Yield / Special values up ( or down ) to the standard limit are design and application dependent Standard features only

More information

Precision Engineered Parts

Precision Engineered Parts Precision Engineered Parts Photoetching Laser Cutting Forming Finishing Thin Metal Parts Flexible Circuits EMI Shielding Gaskets www.tech-etch.com PHOTOETCHING Tech-Etch specializes in the manufacture

More information

Flex and Rigid-Flex Printed Circuit Design

Flex and Rigid-Flex Printed Circuit Design Flex and Rigid-Flex Printed Circuit Design Old Content - visit altium.com/documentation Modified by on 29-Nov-2016 Related Videos Bending Lines Enhanced Layer Stack Management Layer Stack Regions A rigid-flex

More information

Bending Impacts Layers

Bending Impacts Layers Designing for Flexibility and Reliability Understanding factors that contribute to the reliability of a flex circuit that is formed or repeatedly flexed The name "flexible circuit" sums up the function

More information

Your partner solutions

Your partner solutions The Flatstar series is a modular grinding machine for removing the residues of resins, pastes and inks after the hole plugging process in the production of printed circuit boards Your partner solutions

More information

Materials for High-Reliability Applications: All IPC-4101-Grouped Materials are not Created Equal

Materials for High-Reliability Applications: All IPC-4101-Grouped Materials are not Created Equal they have arrived! f e a t u r e n e w a d v a n c e d p c b m a t e r i a l s Materials for High-Reliability Applications: All IPC-4101-Grouped Materials are not Created Equal By Yash Sutariya Saturn

More information

Microwave & RF Materials Guide

Microwave & RF Materials Guide Microwave & RF Materials Guide Advanced Materia l s f or the Designs of Tomorrow RF & Microwave Materials Guide Arlon Microwave Materials specializes in products made from fluoropolymers (i.e. PTFE), ceramic

More information

APPLICATION NOTES COMBINING DIELECTRICS IN MULTILAYER MICROWAVE BOARDS.

APPLICATION NOTES COMBINING DIELECTRICS IN MULTILAYER MICROWAVE BOARDS. TECHNOLOGY ENABLING INNOVATION APPLICATION NOTES COMBINING DIELECTRICS IN MULTILAYER MICROWAVE BOARDS by Vince Weis, Applications Engineer Arlon Materials for Electronics1100 Governor Lea Road, Bear, DE

More information

Insulated Metal Substrates

Insulated Metal Substrates Insulated Metal Substrates Presented by Les Round of Spirit Circuits ICT Evening Seminar: 15 th September 2010 Venue: Newtown Hotel, Hayling Island Why use Thermal Management The failure rate of an electronic

More information