In operandi observation of dynamic annealing: a case. Supplementary Material
|
|
- Terence Hodges
- 5 years ago
- Views:
Transcription
1 In operandi observation of dynamic annealing: a case study of boron in germanium nanowire devices Supplementary Material Maria M. Koleśnik-Gray, 1,3,4 Christian Sorger, 1 Subhajit Biswas, 2,3 Justin D. Holmes, 2,3 Heiko B. Weber, 1 and Vojislav Krstić* 1,3,4 1 Department of Physics, Chair for Applied Physics, Friedrich-Alexander University Erlangen-Nürnberg (FAU), Staudtstr. 7, Erlangen, Germany 2 Materials Chemistry and Analysis Group, Department of Chemistry, Tyndall Institute, University College Cork, Cork, Ireland 3 Centre for Research on Adaptive Nanostructures and Nanodevices (CRANN), and AMBER at CRANN, Trinity College Dublin, College Green, Dublin 2, Ireland 4 School of Physics, Trinity College Dublin, College Green, Dublin 2, Ireland * vojislav.krstic@fau.de 1
2 1. Experimental methods 1.1 Nanowire device fabrication As substrates, n ++ As-doped Si wafers covered with 300 nm thermally grown SiO 2 were used and cleaved into 1 1 coupons. The wafers were cleaned with acetone and isopropanol and spin-coated with S1813 Microposit photoresist. Large contact pads and alignment markers were patterned via optical lithography using OEI Mask Aligner and metallized with 10 nm Ti/60 nm Au using Temescal electron-beam evaporator. Following the UV lithography, Ge NWs suspended in isopropanol were drop-cast onto the substrates (10-15 µl) and left to dry. The samples were then covered with MicroChem 950K PMMA A3 e-beam resist. Imaging with dark-field optical microscope allowed for identification of individual nanowires on the grid. Individual four-terminal nanowire devices were patterned using Supra 40 SEM equipped with Elphy Quantum e-beam lithography system. Following developments, electrode materials were deposited using Temescal evaporator. 1.2 Electrical characterization Electrical characterization was carried out using Agilent SMU. The samples were transferred onto ceramic chip-carriers and wire bonded allowing for measurements inside the implantation chamber. 1.3 Ion implantation into Ge NW devices Ion implantation was carried out using a 350 kv Heavy Ion Accelerator (HV Engineering Europa BV) at the pressure of 10-6 mbar. Figure S1. Schematic diagram for ion implantation approach. 2
3 2. TRIM simulation data for implantation into Ge NWs and associated devices Figure S2. TRIM data implantation profiles of 20 kev B into bulk Ge for ion fluencies in the to cm -2 range. 3. EDX analysis of elemental composition of NWs and devices before and after ion implantation Elemental identification was carried out using an Oxford Inca system equipped with a dry EDX detector (SiLi) with 129 ev resolution. The compositions of clean SiO 2 substrates before implantation and SiO 2 surface after B implantation (cf. Fig. 1(f) in main manuscript) are shown in Table S1. Composition of as-grown and B-implanted Ge NWs is compared in Table S2. The values were averaged among 8 spectra for each material tested. Table S1. EDX analysis of elemental composition of SiO 2 substrates before and after B implantation (darkened halo on chip). Post implantation, an increase in carbon content is observed (revealed by a dark halo on chip, cf. Fig. 1d) which is a consequence of hydrocarbon decomposition under ion beam in the chamber. Element Bare SiO 2 Contamination area C O Si
4 Figure S3. Halo on surface of device chip visible after implantation. Table S2. EDX analysis of elemental composition of Ge NW bundles deposited on SiO 2 wafers. Comparison of atomic % for as-grown and implanted with B cm -2 ions. It should be noted that the EDX is not a very reliable method for quantitative analysis of light species such as B due to the close proximity of B 1s (188 ev) peak close to Ge 3s (181 ev) and the presence of a broad 280 ev C1s peak, however traces of B can be detected in the post-implanted wires. Element Not-implanted wires Wires after implantation B C O Si Ti Ge Au
5 4. Current-voltage characteristics of Ge NW devices Figure S 3. Current-voltage characteristics for a 53 nm B-implanted Ge NW. Main plots show device characteristics whereas the insets show four-point NW characteristics. Graphs show the change in I-V curve shape at the beginning ( cm -2 ) and end ( cm -2 ) of the implantation cycle. Figure S 4. Current-voltage characteristics measured using open-circuit devices before (black lines) and after implantation (blue lines) of boron and phosphorus. The test was carried out to check the potential damage to SiO 2 due to B irradiation. 5
6 5. Distribution of carrier concentration in Ge NWs used in the study as function of diameter size Figure S5. Distribution of carrier concentrations in Ge NWs used in the study (field-effect measurements, to be published elsewhere). 6
7 6. TEM images of B-implanted Ge NWs Figure S 6. TEM images of a 23 ± 5 nm thin Ge NW after B implantation. The NW underwent a high degree of damage with clusters of boron (dark centres) embedded into the amorphised Ge matrix. Maximum boron concentration estimated at cm -3. Scale bar: (a) 20 nm, (b) to (d) 2 nm. 7
8 Figure S 7. TEM images of a 36 ± 3 nm thin Ge NW after B implantation. Slight surface roughness increase is observed along the axis and also boron clusters are visible. The material is highly amorphous as confirmed by the selected area electron diffraction (SAED) pattern (c). Maximum boron concentration estimated at cm -3. Scale bar: (a) 50 nm, (b) 10 nm, (d) 2 nm. 8
9 Figure S8. TEM images of a 55 ± 5 nm thin Ge NW after B implantation. The NW is highly amorphized, with stacking defects dominating. Boron clusters are visible embedded into the material and significant blistering of the damaged NW and grouping of defects. Maximum boron concentration estimated at cm -3. Scale bar: (a) 0.2 μm, (b) 10 nm, (c) 5 nm, (d) 2 nm. 9
10 Figure S9. (a-d) TEM images of a 82 ± 3 nm thin Ge NW after B implantation. Boron clusters spread all over the NW diameter are visible, with stacking defects dominating in the weakly amorphized structure. Maximum B concentration estimated at cm -3. Scale bar: (a) 50 nm, (b) to (d) 5 nm. 10
Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon
Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion
More informationSupplementary Information
Supplementary Information Supplementary Figure 1 Characterization of precursor coated on salt template. (a) SEM image of Mo precursor coated on NaCl. Scale bar, 50 μm. (b) EDS of Mo precursor coated on
More informationHigh Aspect Ratio Silicon Wire Array Photoelectrochemical Cells
S1 Supporting Information High Aspect Ratio Silicon Wire Array Photoelectrochemical Cells James R. Maiolo III, Brendan M. Kayes, Michael A. Filler, Morgan C. Putnam, Michael D. Kelzenberg, Harry A. Atwater*,
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More informationFabrication of MoS 2 Thin Film Transistors via Novel Solution Processed Selective Area Deposition
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry C. This journal is The Royal Society of Chemistry 2015 Supplementary Information Fabrication of MoS 2 Thin Film Transistors via
More informationPROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS
Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationFully-integrated, Bezel-less Transistor Arrays Using Reversibly Foldable Interconnects and Stretchable Origami Substrates
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2016 Fully-integrated, Bezel-less Transistor Arrays Using Reversibly Foldable Interconnects and Stretchable
More informationRed luminescence from Si quantum dots embedded in SiO x films grown with controlled stoichiometry
Red luminescence from Si quantum dots embedded in films grown with controlled stoichiometry Zhitao Kang, Brannon Arnold, Christopher Summers, Brent Wagner Georgia Institute of Technology, Atlanta, GA 30332
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationInvestigation of Au-Hg Amalgam Formation on. Substrate-Immobilized Individual Au Nanorods
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry C. This journal is The Royal Society of Chemistry 2015 Supporting Information Investigation of Au-Hg Amalgam Formation on Substrate-Immobilized
More informationAll fabrication was performed on Si wafers with 285 nm of thermally grown oxide to
Supporting Information: Substrate preparation and SLG growth: All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to aid in visual inspection of the graphene samples. Prior
More informationSupplementary Figure 1. Schematic for the growth of high-quality uniform
Supplementary Figure 1. Schematic for the growth of high-quality uniform monolayer WS 2 by ambient-pressure CVD. Supplementary Figure 2. Schematic structures of the initial state (IS) and the final state
More informationSchematic creation of MOS field effect transistor.
Schematic creation of MOS field effect transistor. Gate electrode Drain electrode Source electrode Gate oxide Gate length Page 1 Step 0 The positively doped silicon wafer is first coated with an insulating
More informationFabrication Technology
Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski
More informationOxidation behavior of Cu nanoclusters in hybrid thin films
Oxidation behavior of Cu nanoclusters in hybrid thin films Harm Wulff,* Steffen Drache*, Vitezslav Stranak**, Angela Kruth*** *EMAU Greifswald, **South Bohemian University, Budweis, *** INP Greifswald
More informationFabrication and Layout
ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationChapter 3 CMOS processing technology
Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),
More informationElectrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation
Mat. Res. Soc. Symp. Proc. Vol. 686 2002 Materials Research Society Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation Jae-Hoon Song, Duck-Kyun Choi
More informationLarge Block Copolymer Self-Assembly for Fabrication of Subwavelength Nanostructures
Supporting Information Large Block Copolymer Self-Assembly for Fabrication of Subwavelength Nanostructures for Applications in Optics Parvaneh Mokarian-Tabari,,,* Ramsankar Senthamaraikannan,, Colm Glynn,
More informationSupporting Information. Solution-Processed 2D PbS Nanoplates with Residual Cu 2 S. Exhibiting Low Resistivity and High Infrared Responsivity
Supporting Information Solution-Processed 2D PbS Nanoplates with Residual Cu 2 S Exhibiting Low Resistivity and High Infrared Responsivity Wen-Ya Wu, Sabyasachi Chakrabortty, Asim Guchhait, Gloria Yan
More informationHelmholtz Centre Berlin for Materials and Energy, D Berlin, Germany c
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2015 Electronic Supplementary Information (ESI) for New insights into colloidal gold flakes: structural
More informationSupporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis
Supporting Information: Model Based Design of a Microfluidic Mixer Driven by Induced Charge Electroosmosis Cindy K. Harnett, Yehya M. Senousy, Katherine A. Dunphy-Guzman #, Jeremy Templeton * and Michael
More informationVLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents UNIT I INTRODUCTION: Introduction to IC Technology MOS, PMOS, NMOS, CMOS & BiCMOS technologies. BASIC ELECTRICAL PROPERTIES : Basic Electrical
More informationThis Appendix discusses the main IC fabrication processes.
IC Fabrication B B.1 Introduction This Appendix discusses the main IC fabrication processes. B.2 NMOS fabrication NMOS transistors are formed in a p-type substrate. The NMOS fabrication process requires
More informationSpecimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process
Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process by Kozue Yabusaki * and Hirokazu Sasaki * In recent years the FIB technique has been widely used for specimen
More informationSupporting Information
Supporting Information Fast-Response, Sensitivitive and Low-Powered Chemosensors by Fusing Nanostructured Porous Thin Film and IDEs-Microheater Chip Zhengfei Dai,, Lei Xu,#,, Guotao Duan *,, Tie Li *,,
More informationAg 2 S: Fabrication and Characterization Techniques
2 2 S: Fabrication and Characterization Techniques This chapter describes two fabrication methods used for the growth of 2 S thin films. The specific growth parameters are presented for each method as
More informationNANO-FABRICATION FOR MESOSCOPIC PHYSICS
NANO-FABRICATION FOR MESOSCOPIC PHYSICS Frédéric Pierre CNRS, Laboratory of Photonics and Nanostructures (LPN), Marcoussis, France ϕ Nano Team LPN PLAN Overview Electron beam lithography Step by step realization
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationSupporting Information. graphene oxide films for detection of low. concentration biomarkers in plasma
Supporting Information Wafer-scale high-resolution patterning of reduced graphene oxide films for detection of low concentration biomarkers in plasma Jinsik Kim a, Myung-Sic Chae a, Sung Min Lee b, Dahye
More informationrespectively. A plot of the Raman shift position as a function of layer number in Figure S1(c)
Supplementary Information - Mapping of Shear and Layer-Breathing Raman modes in CVD-Grown Transition Metal Dichalcogenides: Layer Number, Stacking Orientation and Resonant Effects Maria O Brien 1,2, Niall
More information9/4/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter II CMOS Manufacturing Process 1 Dual-Well Trench-Isolated CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 p-well poly n-well SiO 2 n+ p-epi p+ p+ 2 Schematic Layout
More informationFe 2 O 3 on patterned fluorine doped tin oxide for efficient photoelectrochemical water splitting
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry A. This journal is The Royal Society of Chemistry 2015 Fe 2 O 3 on patterned fluorine doped tin oxide for efficient photoelectrochemical
More informationSupporting Information for
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2015 Supporting Information for Large-Scale Freestanding Nanometer-thick Graphite Pellicle for Mass
More informationSupplementary Figure S1 Photograph of MoS 2 and WS 2 flakes exfoliated by different metal naphthalenide (metal = Na, K, Li), and dispersed in water.
Supplementary Figure S1 Photograph of MoS 2 and WS 2 flakes exfoliated by different metal naphthalenide (metal = Na, K, Li), and dispersed in water. Supplementary Figure S2 AFM measurement of typical LTMDs
More informationSemiconductor Technology
Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................
More informationIntroduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design
Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each
More informationECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:
ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: Fabrication of p-n junctions Contact Potential Things you should know when you leave Key Questions What are the necessary steps to fabricate
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More informationLecture 1A: Manufacturing& Layout
Introduction to CMOS VLSI Design Lecture 1A: Manufacturing& Layout David Harris Harvey Mudd College Spring 2004 Steven Levitan Fall 2008 1 The Manufacturing Process For a great tour through the IC manufacturing
More informationDevelopment of Silicon Pad and Strip Detector in High Energy Physics
XXI DAE-BRNS High Energy Physics Symposium 2014, IIT Guwahati Development of Silicon Pad and Strip Detector in High Energy Physics Manoj Jadhav Department of Physics I.I.T. Bombay 2 Manoj Jadhav, IIT Bombay.
More informationLecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
More informationSUPPLEMENTARY INFORMATION
High Electrochemical Activity of the Oxide Phase in Model Ceria- and Ceria-Ni Composite Anodes William C. Chueh 1,, Yong Hao, WooChul Jung, Sossina M. Haile Materials Science, California Institute of Technology,
More informationGrowth of monocrystalline In 2 O 3 nanowires by seed orientation dependent vapour-solid-solid mechanism
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry C. This journal is The Royal Society of Chemistry 2014 Electronic Supplementary Information (ESI) Growth of monocrystalline In
More informationAjay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University
2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,
More informationPHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam
PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More informationSupplementary Information
Supplementary Information Atmospheric microplasma-functionalized 3D microfluidic strips within dense carbon nanotube arrays confine Au nanodots for SERS sensing Samuel Yick, Zhao Jun Han and Kostya (Ken)
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationEE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing
3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated
More information350 C for 8 hours in argon atmosphere. Supplementary Figures. Supplementary Figure 1 High-temperature annealing of BP flakes on SiO 2.
Supplementary Figures Supplementary Figure 1 High-temperature annealing of BP flakes on SiO 2. (a-d) The optical images of three BP flakes on a SiO 2 substrate before (a,b) and after annealing (c,d) at
More informationSupplementary Figure 1 The lithium polysulfide distribution on the patterned electrode.
Supplementary Figure 1.The lithium polysulfide distribution on the patterned electrode. SEM image of the ITO-carbon electrode after dipping into Li 2 S 8 solution and drying, which shows the random distribution
More informationMicrofabrication of Integrated Circuits
Microfabrication of Integrated Circuits OUTLINE History Basic Processes Implant; Oxidation; Photolithography; Masks Layout and Process Flow Device Cross Section Evolution Lecture 38, 12/05/05 Reading This
More informationCMOS Manufacturing process. Design rule set
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
More informationX-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition
X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition Hideyuki YAMAZAKI, Advanced LSI Technology Laboratory, Toshiba Corporation hideyuki.yamazaki@toshiba.co.jp
More informationNanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices
Hitachi Review Vol. 65 (2016), No. 7 233 Featured Articles Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices Ion-beam-based Photomask Defect Repair
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationComplexity of IC Metallization. Early 21 st Century IC Technology
EECS 42 Introduction to Digital Electronics Lecture # 25 Microfabrication Handout of This Lecture. Today: how are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other
More informationNanoSystemsEngineering: NanoNose Final Status, March 2011
1 NanoSystemsEngineering: NanoNose Final Status, March 2011 The Nanonose project is based on four research projects (VCSELs, 3D nanolithography, coatings and system integration). Below, the major achievements
More informationPhotonics applications IV. Fabrication of GhG optical fiber Fabrication of ChG planar waveguide Fabrication of ChG PC structure
Photonics applications IV Fabrication of GhG optical fiber Fabrication of ChG planar waveguide Fabrication of ChG PC structure 1 Why does fabrication issue matter for photonics applications? Geometrical
More informationElectronic Supplementary Information
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2016 Electronic Supplementary Information Co-sputter Deposited Nickel-Copper Bimetallic Nanoalloy Embedded
More informationGermanium-Silicon Alloy and Core-Shell Nanocrystals by Gas Phase Synthesis
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2015 Electronic Supplementary Information for: Germanium-Silicon Alloy and Core-Shell Nanocrystals
More informationMicro- and Nano-Technology... for Optics
Micro- and Nano-Technology...... for Optics 3.2 Lithography U.D. Zeitner Fraunhofer Institut für Angewandte Optik und Feinmechanik Jena Electron Beam Column electron gun beam on/of control magnetic deflection
More informationGraphene Biotransistor Interfaced with a Nitrifying Biofilm
Supporting Information Graphene Biotransistor Interfaced with a Nitrifying Biofilm Morgan Brown 1, Leila Barker 2, Lewis Semprini 2 and Ethan D. Minot 1 1 Department of Physics, Oregon State University
More informationProcess Flow in Cross Sections
Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat
More informationSupplementary Materials for
advances.sciencemag.org/cgi/content/full/4/3/eaap7970/dc1 Supplementary Materials for In situ formation of molecular Ni-Fe active sites on heteroatom-doped graphene as a heterogeneous electrocatalyst toward
More informationSupplementary Information for
Supplementary Information for An ultra-sensitive resistive pressure sensor based on hollow-sphere microstructure induced elasticity in conducting polymer film Lijia Pan, 1,2 Alex Chortos, 3 Guihua Yu,
More informationGraduate Student Presentations
Graduate Student Presentations Dang, Huong Chip packaging March 27 Call, Nathan Thin film transistors/ liquid crystal displays April 4 Feldman, Ari Optical computing April 11 Guerassio, Ian Self-assembly
More informationSUPPLEMENTARY INFORMATIONS
SUPPLEMENTARY INFORMATIONS Dynamic Evolution of Conducting Nanofilament in Resistive Switching Memories Jui-Yuan Chen, Cheng-Lun Hsin,,, Chun-Wei Huang, Chung-Hua Chiu, Yu-Ting Huang, Su-Jien Lin, Wen-Wei
More informationHigh Performance Lithium Battery Anodes Using Silicon Nanowires
Supporting Online Materials For High Performance Lithium Battery Anodes Using Silicon Nanowires Candace K. Chan, Hailin Peng, Gao Liu, Kevin McIlwrath, Xiao Feng Zhang, Robert A. Huggins and Yi Cui * *To
More informationSupporting Information
Copyright WILEY-VCH Verlag GmbH & Co. KGaA, 69469 Weinheim, Germany, 2013. Supporting Information for Adv. Mater., DOI: 10.1002/adma.201300794 Highly Stretchable Patterned Gold Electrodes Made of Au Nanosheets
More informationVLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris
VLSI Lecture 1 Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University Based on slides of David Money Harris Goals of This Course Learn the principles of VLSI design Learn to design
More informationELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing
ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior
More informationSupporting Information
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry A. This journal is The Royal Society of Chemistry 2014 Supporting Information Engineering Crystalline Structures of Two-Dimensional
More informationSupplementary Information. Epitaxial Growth of Single Layer Blue Phosphorus: A New Phase of Two-Dimensional Phosphorus
Supplementary Information Epitaxial Growth of Single Layer Blue Phosphorus: A New Phase of Two-Dimensional Phosphorus Jia Lin Zhang, 1,2# Songtao Zhao, 3# Cheng Han, 1,2,4# Zhunzhun Wang, 3,5 Shu Zhong,
More informationMicroelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica
Microelettronica Planar Technology for Silicon Integrated Circuits Fabrication 26/02/2017 A. Neviani - Microelettronica Introduction Simplified crosssection of an nmosfet and a pmosfet Simplified crosssection
More informationacta physica slovaca vol. 55 No. 4, August 2005 THERMIONIV VACUUM ARC NEW TECHNIQUE FOR HIGH PURITY CARBON THIN FILM DEPOSITION
acta physica slovaca vol. 55 No. 4, 417 421 August 2005 THERMIONIV VACUUM ARC NEW TECHNIQUE FOR HIGH PURITY CARBON THIN FILM DEPOSITION G. Musa 1,a, I. Mustata a, M. Blideran a, V. Ciupina b, R. Vladoiu
More informationINTEGRATED-CIRCUIT TECHNOLOGY
INTEGRATED-CIRCUIT TECHNOLOGY 0. Silicon crystal growth and wafer preparation 1. Processing Steps 1.1. Photolitography 1.2. Oxidation 1.3. Layer Deposition 1.4. Etching 1.5. Diffusion 1.6 Backend: assembly,
More informationCMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction
CMOS VLSI Design Introduction ll materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN Introduction Chapter previews the entire field, subsequent chapters elaborate on specific
More informationPEAK EFFICIENCIES WITH FALLING MANUFACTURING COSTS
PEAK EFFICIENCIES WITH FALLING MANUFACTURING COSTS Simple and cost-effective introduction of PERC technology into the mass production of solar cells Kerstin Strauch, Florian Schwarz, Sebastian Gatz 1 Introduction
More informationA discussion of crystal growth, lithography, etching, doping, and device structures is presented in
Chapter 5 PROCESSING OF DEVICES A discussion of crystal growth, lithography, etching, doping, and device structures is presented in the following overview gures. SEMICONDUCTOR DEVICE PROCESSING: AN OVERVIEW
More informationHeteroepitaxy of Monolayer MoS 2 and WS 2
Supporting Information Seed Crystal Homogeneity Controls Lateral and Vertical Heteroepitaxy of Monolayer MoS 2 and WS 2 Youngdong Yoo, Zachary P. Degregorio, James E. Johns* Department of Chemistry, University
More informationIntegrated Silicon Heater for Tip-Based. Nanomanufacturing
Supporting Information Wear Resistant Diamond Nanoprobe Tips with Integrated Silicon Heater for Tip-Based Nanomanufacturing Patrick C. Fletcher 1, Jonathan R. Felts 1, Zhenting Dai 1, Tevis T.B. Jacobs
More informationSupporting Information for Effects of Thickness on the Metal-Insulator Transition in Free-Standing Vanadium Dioxide Nanocrystals
Supporting Information for Effects of Thickness on the Metal-Insulator Transition in Free-Standing Vanadium Dioxide Nanocrystals Mustafa M. Fadlelmula 1,2, Engin C. Sürmeli 1,2, Mehdi Ramezani 1,2, T.
More informationSupplimentary Information. Large-Scale Synthesis and Functionalization of Hexagonal Boron Nitride. Nanosheets
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2014 Supplimentary Information Large-Scale Synthesis and Functionalization of Hexagonal Boron Nitride
More informationEE 143 CMOS Process Flow
EE 143 CMOS rocess Flow CT 84 D D G Sub G Sub S S G D S G D S + + + + - MOS Substrate Well - MOS Substrate EE 143 CMOS rocess Flow CT 85 hotoresist Si 3 4 SiO 2 Substrate selection: moderately high resistivity,
More informationChemically Tunable Full Spectrum Optical Properties of 2D Silicon Telluride Nanoplates
SUPPORTING INFORMATION Chemically Tunable Full Spectrum Optical Properties of 2D Silicon Telluride Nanoplates Mengjing Wang,, Gabriella Lahti, David Williams, and Kristie J. Koski * Department of Chemistry,
More informationSupporting Information. Octopods vs. Concave Nanocrystals: Control of Morphology by Manipulating the. Kinetics of Seeded Growth via Co-reduction
Supporting Information Octopods vs. Concave Nanocrystals: Control of Morphology by Manipulating the Kinetics of Seeded Growth via Co-reduction Christopher J. DeSantis, Angela A. Peverly, Dennis G. Peters,
More informationIntroduction to Lithography
Introduction to Lithography G. D. Hutcheson, et al., Scientific American, 290, 76 (2004). Moore s Law Intel Co-Founder Gordon E. Moore Cramming More Components Onto Integrated Circuits Author: Gordon E.
More informationAmorphous silicon waveguides for microphotonics
4 Amorphous silicon waveguides for microphotonics Amorphous silicon a-si was made by ion irradiation of crystalline silicon with 1 10 15 Xe ions cm 2 at 77 K in the 1 4 MeV energy range. Thermal relaxation
More informationCMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook
CMOS Fabrication Dr. Bassam Jamil Adopted from slides of the textbook CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different
More informationChapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +
Chapter 2 roblems 2.1 Sketch a process flow that would result in the structure shown in Figure 1-34 by drawing a series of drawings similar to those in this chapter. You only need to describe the flow
More informationUT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules
2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are
More informationProcess Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut
Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication
More informationVLSI Digital Systems Design
VLSI Digital Systems Design CMOS Processing cmpe222_03process_ppt.ppt 1 Si Purification Chemical purification of Si Zone refined Induction furnace Si ingot melted in localized zone Molten zone moved from
More information