Chemical Mechanical Planarization
|
|
- Morgan George
- 5 years ago
- Views:
Transcription
1 1 Chemical Mechanical Planarization SFR Workshop & Review November 14, 2002 David Dornfeld, Fiona Doyle, Costas Spanos, Jan Talbot Berkeley, CA
2 2 Focus of this presentation CMP research milestones in SFR Overview of SFR vision for CMP process modeling validation metrology application Details of these and other key areas in posters! (Review past SFR presentations for more details)
3 3 CMP Broad Milestones September 30 th, 2001 Build integrated CMP model for basic mechanical and chemical elements. Develop periodic grating metrology (Dornfeld, Doyle, Spanos,Talbot). Model Outline Progressing- initial chemical and mechanical modules in development; Simulation software prototype; Matlab-based model in development. September 30 th, 2002 Integrate initial chemical models into basic CMP model. Validate predicted pattern development. Integrated process simulation with reduced parametric-metrology tuned MatLab-based model; Simulation model prototyped. (Dornfeld, Doyle, Poola, Spanos,Talbot). September 30 th, 2003 Develop comprehensive chemical and mechanical model. Perform experimental and metrological validation. Model enhancement and validation proceed; metrology validation underway (Dornfeld, Doyle, Spanos, Talbot)
4 4 Research Team modeling F. Doyle, Ling Wang, Amnuaysak Chianpairot D. Dornfeld, (MSME, B) E. Hwang, S. Lee, J. Luo (ME, B) optimization J. Talbot, T. Gopal (ChemE, SD) K. Poola, (ME, B) C. Spanos, R. Chang (EECS, B) validation metrology
5 5 CMP Parameters Input Parameters Pad Fiber Structure Conditioning Compressibility Modulus Output Parameters Material Removal Wafer Slurry ph Oxidizers Buffering Agents, Abrasive Concentration Abrasive Geometry and Size Distribution Wafer Geometry and Materials Process Pressure Velocity Temperature Slurry Flow Polish Time CMP WIWNU (Within-Wafer Non-Uniform Material Removal) WIDNU (Within-Die Non- Uniform Material Removal) Surface Quality Roughness, Scratching Die Surface
6 6 CMP Research in SFR PROCESS MODELING --parameters -pad -pad -abrasive -chemistry --materials SOFTWARE PACKAGING VALIDATION --SFR SFR testing --published data data --partner testing -other (3 (3 rd rd party party and and RPI) RPI) METROLOGY --scatterometry --mask & e-test --AE AE endpoint PROCESS APPLICATIONS -design --optimization -evaluation TOOL & CONSUMABLES --pad pad design --abrasive design --machine design DEVICE DESIGN --lithography --layout -materials
7 7 Process Modeling FUNDAMENTALS chemical effects mechanical effects Four Interactions: Wafer-Pad Interaction; abrasive chemistry Pad-Abrasive Interaction; Wafer-Slurry Chemical materials effects Interaction; Wafer-Abrasive Interaction Vol Chemically Influenced Wafer Surface Wafer Abrasive particles in Fluid (All inactive) Polishing pad Pad asperity Abrasive particles on Contact area with number N Active abrasives on Contact area
8 8 FUNDAMENTALS chemical effects mechanical effects abrasive chemistry materials effects several nanometer Process Modeling, cont d Why do we care about passivation? Pad Asperities Abrasive Particles Layer of Liquid between Asperities and Passive Film Passive Film of Copper Slurry Solution Bottom Harder Layer Semiconductor Substrate Layer of Copper Upper Softer Hydrated Layer Kaufman s Model for Chemical Mechanical Planarization Substrate of Metal Passivation Layer
9 9 Software Development SOFTWARE PACKAGING Real time visualization and computation
10 VALIDATION --SFR SFR testing --published data data --partner testing -other MRR vs time for differing pattern densities Normalized Remaining Step Height Polishing Time (Second) 10 Validation Conductance (S) (normalized by the length of each line) Experimental (PD= 0.9) Experimental (PD= 0.85) Experimental (PD= 0.8) Experimental (PD= 0.67) Experimental (PD=0.5) Experimental (PD=0.2) M odel (PD= 0.9) M odel (PD= 0.85) M odel (PD= 0.8) M odel (PD= 0.67) M odel (PD= 0.5) M odel (PD= 0.2) Experimental data from Stavreva et. al., Microelectronic Engineering, Vol. 33, Erosion and Dishing Extraction from E-test Results Line width (micron)
11 11 Metrology METROLOGY --scatterometry --mask & e-test --AE AE endpoint AE Signals(V) A B AE Data for STI CMP C D Time(sec) A B C D O x Nitride E-test structure for copper dishing
12 12 Model Implementation - Process PROCESS APPLICATIONS -design --optimization -evaluation Polishing Head and Platen Design, Pattern Design Pressure and Velocity Distribution optimization Non-Uniformity MRR 3 B 2 Down Pressure and Velocity Dependency of Material Removal optimization A 1 Consumable Parameters including Pad Topography, Pad Material and Abrasive Size MRR 0 K pe Framework of Non-Uniformity optimization P min P avg Pma x The material removal rate equation for different consumable combinations P 0
13 13 Model Implementation - Pad Materials/Shape TOOL & CONSUMABLES --pad pad design --abrasive design --machine design Pad Topography Wafer-Pad Contact under Down Pressure P 0 Contact area H= H stage 1 S 1 =Df 1 2 R Contact Pressure P P 0 1/3 Area A in Contact (Micro- Scale Size) After deformation Area-pressure relationship can be affected by material and geometry pressure
14 14 Model Implementation - Pad Design TOOL & CONSUMABLES --pad pad design --abrasive design --machine design 150um 50um(space) Top View Hard Material (i.e. high Young s modulus) Prototype surface, 55X Software surface Soft Material (i.e. high compressibility) Side View SMART pad surface
15 15 Model Implementation - Pad Fabrication TOOL & CONSUMABLES --pad pad design --abrasive design --machine design Soft polymer Soft part molding SMART pad for CMP 50µm 200µm Emulsion mask Si Mold with pockets Silicon grass after DRIE
16 16 Model Implementation - Abrasive Design TOOL & CONSUMABLES --pad pad design --abrasive design --machine design (X avg, σ) g 1 g 2 X avg Size Distribution Φ g Stage 1 Abrasive number n C/X avg 3 Material Removal Rate (nm/min) (0.29µm, µm) (0.60, ) (0.38, ) (0.88, ) y = x Experimental Mean MRR Prediction of the Model Power (Experimental Mean MRR) Power (Prediction of the Model) y = 325.1x Bielmann et. al., Electrochem. Letter, 1999 Abrasive Particle Size X avg (10-6 m) (2.0, ) Stage 2
17 Model Implementation - Machine Design TOOL & CONSUMABLES --pad pad design --abrasive design --machine design Pressure Slurry Inlet Pad Wafer Relative velocity G&P Poli 400 (new machine) Prototype CMP machine (under development)
18 18 Model Implementation - Device Design DEVICE DESIGN --lithography --layout -materials 0s 40s 60s 1µm near Patterned SiO 2 Profile development-radial/rotation 1µm s 40s 60s Profile development-radial/no rotation
19 19 What is new at this review? - Passivation of copper during CMP (Doyle, et al) - Electrochemical behavior of oxidizers in CMP systems (Doyle, et al) - Orientation effect in CMP shape evolution (Dornfeld, et al) - SMART pad development and fabrication (Dornfeld, et al) - Abrasive size effects in CMP (Talbot, et al) - Dishing and erosion in Cu Damascene CMP with linear viscoelastic pad behavior (Dornfeld, et al) - Erosion and dishing measurements with e-test in copper damascene process (Spanos, et al) See posters in session for more details!
4th Annual SFR Workshop, Nov. 14, 2001
4th Annual SFR Workshop, Nov. 14, 2001 8:30 9:00 Research and Educational Objectives / Spanos 9:00 9:45 CMP / Doyle, Dornfeld, Talbot, Spanos 9:45 10:30 Plasma & Diffusion / Graves, Lieberman, Cheung,
More informationA Time Dependency CMP Model for Dishing and Erosion in Copper Damascene and STI Process
1 A Time Dependency CMP Model for Dishing and Erosion in Copper Damascene and STI Process SFR Workshop & Review April 17, 2002 Jianfeng Luo, Runzi (Tiger) Chang and Professor David A. Dornfeld Berkeley,
More informationFeature-level Compensation & Control. CMP September 15, 2005 A UC Discovery Project
Feature-level Compensation & Control CMP September 15, 2005 A UC Discovery Project Chemical Mechanical Planarization - Faculty Team Mechanical Phenomena David A. Dornfeld Mechanical Engineering UCB Fiona
More informationPassivation of Copper During Chemical Mechanical Planarization
1 Passivation of Copper During Chemical Mechanical Planarization SFR Workshop & Review November 14, 22 Amnuaysak, Chianpairot and Fiona M. Doyle Berkeley, CA 23 GOAL: to characterize the composition of
More informationNonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley
Nonplanar Metallization Planar Metallization Passivation Metal 5 (copper) Metal 3 (copper) Interlevel dielectric (ILD) Via (tungsten) Metal 1 (copper) Tungsten Plug to Si Silicon Caps and Plugs oxide oxide
More informationCMP Solutions for 10nm and Beyond: Breaking trade-offs in the Planarization / Defect Balance
SMC Korea May 18, 2016 CMP Solutions for 10nm and Beyond: Breaking trade-offs in the Planarization / Defect Balance Marty W. DeGroot Global R&D Director, CMP Technologies, The Dow Chemical Company Key
More informationKey Factors that Influence Step Height Reduction Efficiency and Defectivity during Metal CMP
Key Factors that Influence Step Height Reduction Efficiency and Defectivity during Metal CMP Yuzhuo Li Center for Advanced Materials Processing Department of Chemistry Clarkson University Potsdam, NY 13699
More informationPost-CMP Cleaning: Interaction between Particles and Surfaces
Post-CMP Cleaning: Interaction between Particles and Surfaces J.-G. Park and T.-G. Kim Department of Materials Engineering, Hanyang University, Ansan, 426-791, South Korea E-mail: jgpark@hanyang.ac.kr
More informationThe History & Future of
The History & Future of CMP CMPUG July 2008 Karey Holland, Ph.D. kholland@nexplanar.com Ken Cadien, Ph.D. University of Alberta kcadien@ualberta.ca http://www.nexplanar.com http://www.ualberta.ca/ Outline
More informationIMPACT Seminar. Title: Past, present, and future of CMP Faculty: David Dornfeld Department: Mechanical Engineering University: Berkeley IMPACT
1 Seminar Title: Past, present, and future of Faculty: David Dornfeld Department: Mechanical Engineering University: Berkeley 2 Overview Outline History and Future Development (courtesy of Ken Cadien,
More informationTest Patterns for Chemical Mechanical Polish Characterization
Dobek S: CMP Characterization 15th Annual Microelectronic Engineering Conference, 1997 Test Patterns for Chemical Mechanical Polish Characterization Stanley 3. Dobek Senior Microelectronic Engineering
More informationOverview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA
Overview of CMP for TSV Applications Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA Outline TSV s and the Role of CMP TSV Pattern and Fill TSV Reveal (non-selective)
More informationA Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts*
A Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts* Raymond R. Jin, Jeffrey David, Bob Abbassi, Tom Osterheld, Fritz Redeker Applied Materials, 3111 Coronado Drive, M/S
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 10: Bulk
More informationEvaluation of Copper CMP Process Characterization Wafers
SKW Associates, Inc. Evaluation of Copper CMP Process Characterization Wafers SKW6-3 & SKW6-5 SooKap Hahn Jan 15, 2005 Polish Proposal 1 Planned Polishing: Week of Dec 20 th Customer: SKW Associates Inc.
More informationNotable Trends in CMP: Past, Present and Future
Notable Trends in CMP: Past, Present and Future Semiconductor International February 15 th, 2007 Pete Singer Editor-in-Chief Levitronix CMP Users Conference 2007 April 1988: Etchback, SOG November 1990:
More informationChemical Mechanical Planarization STACK TRECK. SPCC 2017 Viorel Balan
Chemical Mechanical Planarization STACK TRECK Viorel.balan@cea.fr > Red 50 is years The of New Moore s Blue Law Stacking Is The New Scaling 2 Lithography Enables Scaling / CMP Enables Stacking Building
More informationCMP for Thru-Silicon Vias TSV Overview & Examples March 2009
CMP for Thru-Silicon Vias TSV Overview & Examples March 2009 Packaging Evolution Source: Yole Dev 2007 2 3D Integration Source: Yole Dev 2007 Growth rates for 3D integration Flash continues to drive the
More informationResearch Activities on Defect Improvement of CMP Process in 1x nm Foundry Device
Research Activities on Defect Improvement of CMP Process in 1x nm Foundry Device 1JI CHUL YANG, 2Hong Jin Kim, 2Venu. Govindarajulu,1Dinesh Koli and 2Jason Mazzotti Jichul.yang@globalfoundries.com 1 CMP,
More informationEE C245 ME C218 Introduction to MEMS Design
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 10: Surface
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationNCAVS CMPUG Meeting July 16, 2009
CMP OPTIMIZATION AND CONTROL THROUGH REAL-TIME ANALYSIS OF PROCESS EFFLUENTS S.J. Benner and D.W Peters Allentown, PA 18106 610-395-7840 dwpeters@confluense.com www.confluense.com Outline Introduction
More informationCMP challenges in sub-14nm FinFET and RMG technologies
CMP challenges in sub-14nm FinFET and RMG technologies Tae Hoon Lee*, Hong Jin Kim, Venugopal Govindarajulu, Gerett Yocum & Jason Mazzotti Advanced Module Engineering NCCAVS CMPUG Spring Meeting 2016 Contents
More informationPolishing of Bulk Micro-Machined Substrates by Fixed Abrasive Pads for Smoothing and Planarization of MEMS Structures
PAPER D Polishing of Bulk Micro-Machined Substrates by Fixed Abrasive Pads for Smoothing and Planarization of MEMS Structures In: Proceedings of IEEE/SEMI Advanced Semiconductors Manufacturing Conference
More informationFixed Abrasives and Selective Chemistries: Some Real Advantages for Direct STI CMP
Fixed Abrasives and Selective Chemistries: Some Real Advantages for Direct STI CMP John Gagliardi, Richard Webb, Chris Rueb - 3M Corporation Greg Menk, Pete McReynolds, Gopal Prabhu, Tom Osterheld - Applied
More informationCMP Scratches; Their Detection and Analysis on Root Causes
6 th LEVITRONIX CMP and Ultrapure Conference The Westin Park Central, Dallas, Texas May 11-12, 2011 CMP Scratches; Their Detection and Analysis on Root Causes Jin-Goo Park May 11, 2011 Department of Materials
More informationECE321 Electronics I
ECE321 Electronics I Lecture 19: CMOS Fabrication Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 Miller Effect Interconnect
More informationEvolution of Copper-Oxide Damascene Structures in Chemical Mechanical Polishing
Journal of The Electrochemical Society, 149 1 G41-G50 2002 0013-4651/2001/149 1 /G41/10/$7.00 The Electrochemical Society, Inc. G41 Evolution of Copper-Oxide Damascene Structures in Chemical Mechanical
More informationCopper Interconnect Technology
Tapan Gupta Copper Interconnect Technology i Springer Contents 1 Introduction 1 1.1 Trends and Challenges 2 1.2 Physical Limits and Search for New Materials 5 1.3 Challenges 6 1.4 Choice of Materials 7
More informationJianfeng Luo and David A. Dornfeld. I. INTRODUCTION THE MATERIAL removal rate (MRR) in the solid solid
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, VOL. 16, NO. 1, FEBRUARY 2003 45 Material Removal Regions in Chemical Mechanical Planarization for Submicron Integrated Circuit Fabrication: Coupling Effects
More information1.1 Background Cu Dual Damascene Process and Cu-CMP
Chapter I Introduction 1.1 Background 1.1.1 Cu Dual Damascene Process and Cu-CMP In semiconductor manufacturing, we always directed toward adding device speed and circuit function. Traditionally, we focused
More informationProcess Optimization in Post W CMP In-situ Cleaning. Hong Jin Kim, Si-Gyung Ahn, Liqiao Qin CMP, Advanced Module Engineering GLOBALFOUNDRIES, USA
Process Optimization in Post W CMP In-situ Cleaning Hong Jin Kim, Si-Gyung Ahn, Liqiao Qin CMP, Advanced Module Engineering GLOBALFOUNDRIES, USA Contents W CMP process for sub 14nm device W Gate CMP W
More informationChapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding
Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor
More informationTRIBO-CHEMICAL MECHANISMS AND MODELING IN COPPER CMP
1 TRIBO-CHEMICAL MECHANISMS AND MODELING IN COPPER CMP Fiona M. Doyle and Shantanu Tripathi* University of California at Berkeley Department of Materials Science and Engineering 210 Hearst Mining Building
More informationUT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules
2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationMEMS Devices. Fraunhofer Institute for Silicon Technology ISIT. Itzehoe, Germa. any
Examples of CMP Processess for the Manufacturing of MEMS Devices Gerfried Zwicke er Fraunhofer Institute for Silicon Technology ISIT Itzehoe, Germa any gerfried.zwicker@isit.fraunhofer.de Contents MEMS
More informationMesostructure Evolution: Multiscale Process and Materials Modeling in Microelectronics
Mesostructure : Multiscale and Materials Modeling in Microelectronics Timothy S. Cale School of Materials, Arizona State University timothy.cale@gmail.com www.process-evolution.com Goals Show results of
More informationCMP Applications and Issues Part 3
CMP Applications and Issues Part 3 By Christopher Henderson This is the third and final part in a series on Chemical Mechanical Polishing (CMP) applications and issues. An important aspect of CMP is end
More informationPOLI- 500, POLI-762 Quick Overview
POLI- 500, POLI-762 Quick Overview G&P Technology Overview of POLI-500 for 4 ~ 8 Application 4-8 Wafer CMP Equipment - Head, Table : 30 ~ 200 rpm, Rotational motion - Head oscillation : ± 20mm - Size :
More informationSLURRY FORMULATION OPTIONS
SLURRY FORMULATION OPTIONS CHALLENGES FOR DEFECT REDUCTION IN CU,Ta/TaN AND Ru PLANARIZATION S. V. Babu Center for Advanced Materials Processing, 1 Clarkson University (www.clarkson.edu/camp) Acknowledgments
More informationCMP Process Development for Shallow Trench Isolation (STI)
CMP Process Development for Shallow Trench Isolation (STI) Robert A. Seifridge Microelectronic Engineering Rochester Institute of Technology Rochester, NY 14623 Abstract Tool characterization and optimization
More informationAdvanced STI CMP Solutions for New Device Technologies
Advanced STI CMP Solutions for New Device Technologies Jeffrey David, Benjamin A. Bonner, Thomas H. Osterheld, Raymond R. Jin Applied Materials, 3111 Coronado Drive, M/S 1510, Santa Clara, CA 95054 (408)986-3277
More informationNew Applications of CMP for Non-Traditional Semiconductor Manufacturing. Robert L. Rhoades, Ph.D. Entrepix, Inc.
New Applications of CMP for Non-Traditional Semiconductor Manufacturing Robert L. Rhoades, Ph.D. Entrepix, Inc. Outline Introduction New Applications of CMP MEMS Non-CMOS Devices New Materials Epitaxial
More informationExam 1 Friday Sept 22
Exam 1 Friday Sept 22 Students may bring 1 page of notes Next weeks HW assignment due on Wed Sept 20 at beginning of class No 5:00 p.m extension so solutions can be posted Those with special accommodation
More informationAVS CMP Users Group Meeting
AVS CMP Users Group Meeting High Selectivity Ceria Slurry for Next Generation STI CMP Processes Nate D. Urban 4/07/2016 Outline Introduction to Ferro Shallow trench isolation (STI) Silicon nitride passivation
More informationPreparation and Polishing Properties of Spherical Porous Silica Abrasive
American Journal of Nanotechnology 1 (1): 32-39, 2010 ISSN 1949-0216 2010 Science Publications Preparation and Polishing Properties of Spherical Porous Silica Abrasive Hong Lei, Hu Li, Ping Liu and Ruling
More informationA Novel Retaining Ring in Advanced Polishing Head Design for Significantly Improved CMP Performance
A Novel Retaining Ring in Advanced Polishing Head Design for Significantly Improved CMP Performance Thomas H. Osterheld, Steve Zuniga, Sidney Huey, Peter McKeever, Chad Garretson, Ben Bonner, Doyle Bennett,
More informationThe ABC s of CMP for DWB and SOI. Robert L. Rhoades, Ph.D. CAMP Conference Presentation August 9, 2010
The ABC s of CMP for DWB and SOI Robert L. Rhoades, Ph.D. CAMP Conference Presentation August 9, 2010 Outline Introduction Direct Wafer Bonding (DWB) Background CMP for DWB Silicon-On-Insulator (SOI) Background
More informationChemical/Mechanical Balance Management through Pad Microstructure in Si CMP
Chemical/Mechanical Balance Management through Pad Microstructure in Si CMP Post CMP Cleaning Austin 2017 Ratanak Yim (Viorel Balan) R. Yim 1,2,5, C. Perrot 2, V. Balan 1, P-Y. Friot 3, B. Qian 3, N. Chiou
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationManufacturing. Continued
Manufacturing 213 Manufacturing Advanced Run by Run Control for Epitaxial Silicon Deposition Thermal Imaging Sensor for CMP Endpoint Detection and Uniformity Control Characterization of Wafer Bonding in
More informationRegents of the University of California 1
Electroplating: Metal MEMS Nickel Surface-Micromachining Process Flow Photoresist Wafer Release Etchant Use electroplating to obtain metal μstructures When thick: call it LIGA Pros: fast low temp deposition,
More informationIC Fabrication Technology Part III Devices in Semiconductor Processes
EE 330 Lecture 10 IC Fabrication Technology Part III Metalization and Interconnects Parasitic Capacitances Back-end Processes Devices in Semiconductor Processes Resistors Diodes Review from Last Lecture
More informationCMOS Manufacturing process. Design rule set
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
More informationAPPENDIX B THE MECHANICAL POLISHING PROCESS BASED ON PIN-ON-DISK EXPERIMENTS
APPENDIX B THE MECHANICAL POLISHING PROCESS BASED ON PIN-ON-DISK EXPERIMENTS In many works on the material removal in the Chemical Mechanical Process (CMP), the effects of several process parameters have
More informationWelcome MNT Conference 1 Albuquerque, NM - May 2010
Welcome MNT Conference 1 Albuquerque, NM - May 2010 Introduction to Design Outline What is MEMs Design General Considerations Application Packaging Process Flow What s available Sandia SUMMiT Overview
More informationOXIDE STOP-IN-FILM CMP: NEW CHALLENGES FOR THE NEXT GENERATION MEMORY DEVICES. Andrey Zagrebelny, Sony Varghese, Andrew Carswell
OXIDE STOP-IN-FILM CMP: NEW CHALLENGES FOR THE NEXT GENERATION MEMORY DEVICES Andrey Zagrebelny, Sony Varghese, Andrew Carswell 1 INTRODUCTION ITRS roadmap: Moore s Law vs. 3D/vertical architectures New
More informationAdvanced pad conditioner design for Oxide/Metal CMP
Advanced pad conditioner design for Oxide/Metal CMP Taewook Hwang*, Gary Baldoni, Anand Tanikella, Thomas Puthanangady Saint-Gobain High Performance Materials 9 Goddard Road, Northboro, MA 153, USA E-mail
More informationCMP Solutions for the Integration of High-K Metal Gate Technologies
CMP Solutions for the Integration of High-K Metal Gate Technologies J. M.. Dysard, V. Brusic, P. Feeney, S. Grumbine, K. Moeggenborg, G. Whitener, W. J. Ward, G. Burns, and K. Choi Cabot Microelectronics
More informationRegents of the University of California
Topography Issues Degradation of lithographic resolution PR step coverage, streaking Thickness differences pose problems for reduction steppers Direction of Spin PR PR PR Stringers Problematic when using
More information9/4/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter II CMOS Manufacturing Process 1 Dual-Well Trench-Isolated CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 p-well poly n-well SiO 2 n+ p-epi p+ p+ 2 Schematic Layout
More informationImportance of Monitoring Slurry and Ultrapure Chemical Flow in CMP Applications
Importance of Monitoring Slurry and Ultrapure Chemical Flow in CMP Applications Budge Johl, DOW Electronic Materials 2011 Levitronix Users Group Conference May 11, 2011 Introduction As device line widths
More informationSemiconductor Manufacturing Technology. IC Fabrication Process Overview
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you
More informationCMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI
CMOS Technology Flow varies with process types & company N-Well CMOS Twin-Well CMOS STI Start with substrate selection Type: n or p Doping level, resistivity Orientation, 100, or 101, etc Other parameters
More informationEffect of Feature Dimensions/Spacing and Dielectric Thickness on CMP Process Performance
Effect of Feature Dimensions/Spacing and Dielectric Thickness on CMP Process Performance Andrey Zagrebelny*, Steven Hedayati, Frederick Eisenmann, Yitzhak Gilboa, Cypress Semiconductor Inc. 1 Abstract
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationIntegration Issues with Cu CMP
Integration Issues with Cu CMP Copper CMP Integrated Solutions Michael R. Oliver Rodel, Inc. December 3, 2003 Outline Dual Damascene Approach Requirements Impact of Cu Deposition Topography Issues Sensitivity
More informationECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Manufacturing Process July 0, 00 1 CMOS Process 1 A Modern CMOS Process gate-oxide TiSi AlCu Tungsten
More informationSynergy between chemical dissolution and mechanical abrasion during chemical mechanical polishing of copper
Retrospective Theses and Dissertations 2005 Synergy between chemical dissolution and mechanical abrasion during chemical mechanical polishing of copper Wei Che Iowa State University Follow this and additional
More informationPost Cleaning Chemical of Tungsten Chemical Mechanical Planarization for Memory Devices. Jun Yong Kim Cleaning/CMP Technology
Post Cleaning Chemical of Tungsten Chemical Mechanical Planarization for Memory Devices Jun Yong Kim Cleaning/CMP Technology 1. CMP Process and Cleaning challenges 2. Problem Statement 3. Results of Cleaning
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationFabrication and application of high quality diamond coated. CMP pad conditioners
Fabrication and application of high quality diamond coated CMP pad conditioners Hua Wang 1,a, Fanghong Sun 1,b* 1 School of Mechanical Engineering, Shanghai Jiao Tong University, Shanghai, 200240, China
More informationModeling of Local Oxidation Processes
Introduction Isolation Processes in the VLSI Technology Main Aspects of LOCOS simulation Athena Oxidation Models Several Examples of LOCOS structures Calibration of LOCOS effects using VWF Field Oxide
More informationPhysicochemical Modeling of Copper Chemical Mechanical Planarization (CMP) Considering Synergies in Removal Materials.
Physicochemical Modeling of Copper Chemical Mechanical Planarization (CMP) Considering Synergies in Removal Materials By Seungchoun Choi A dissertation submitted in partial satisfaction of the requirements
More informationSurface roughness of optical quartz substrate by chemical mechanical polishing
Vol. 35, No. 11 Journal of Semiconductors November 2014 Surface roughness of optical quartz substrate by chemical mechanical polishing Duan Bo( 段波 ), Zhou Jianwei( 周建伟 ), Liu Yuling( 刘玉岭 ), Sun Mingbin(
More informationKeeping Your CMP Slurry From Being A Pain in the As-Probed Die Yield. Robert L. Rhoades (Entrepix) Brian Orzechowski and Jeff Wilmer (DivInd, LLC)
Keeping Your CMP Slurry From Being A Pain in the As-Probed Die Yield Robert L. Rhoades (Entrepix) Brian Orzechowski and Jeff Wilmer (DivInd, LLC) Presentation for the Levitronix Conference February 1,
More informationII. A. Basic Concept of Package.
Wafer Level Package for Image Sensor Module Won Kyu Jeung, Chang Hyun Lim, Jingli Yuan, Seung Wook Park Samsung Electro-Mechanics Co., LTD 314, Maetan3-Dong, Yeongtong-Gu, Suwon, Gyunggi-Do, Korea 440-743
More informationMichael P. Roberts. June Signature of Author: Department of Mechanical Engineering May 6,2011
Scratching by Pad Asperities in Chemical Mechanical Polishing by Michael P. Roberts SUBMITTED TO THE DEPARTMENT OF MECHANICAL ENGINEERING IN PARTIAL FULFILLMENT OF THE REQUIREMENTS FOR THE DEGREE OF BACHELOR
More informationMicro and nano structuring of carbon based materials for micro injection moulding and hot embossing
Micro and nano structuring of carbon based materials for micro injection moulding and hot embossing Victor Usov, Graham Cross, Neal O Hara, Declan Scanlan, Sander Paulen, Chris de Ruijter, Daniel Vlasveld,
More informationDevelopment of a New Tungsten Pad Utilizing Outsource CMP Capabilities
Development of a New Tungsten Pad Utilizing Outsource CMP Capabilities by Robert L. Rhoades; Entrepix, Inc., John Bare, Anthony J. Clark, and Ed Atkinson; psiloquest, Inc. Presented to CMP-MIC 2005 Summary
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More informationChapter 4 : ULSI Process Integration (0.18 m CMOS Process)
Chapter : ULSI Process Integration (0.8 m CMOS Process) Reference. Semiconductor Manufacturing Technology : Michael Quirk and Julian Serda (00). - (00). Semiconductor Physics and Devices- Basic Principles(/e)
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationManufacturing Process
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Manufacturing Process July 30, 2002 1 CMOS Process 2 A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationINTEGRATED-CIRCUIT TECHNOLOGY
INTEGRATED-CIRCUIT TECHNOLOGY 0. Silicon crystal growth and wafer preparation 1. Processing Steps 1.1. Photolitography 1.2. Oxidation 1.3. Layer Deposition 1.4. Etching 1.5. Diffusion 1.6 Backend: assembly,
More informationUltrasonic Micromachining in the fabrication of MEMS Micro-sensors
Ultrasonic Micromachining in the fabrication of MEMS Micro-sensors Jamil Akhtar Professor AcSIR New Delhi Chief Scientist & Head, CSIR-CEERI, Pilani, INDIA CEERI, Pilani A constituent laboratory of CSIR,
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time Etching Dry etch (anisotropic) SiO
More informationIn Situ Temperature Measurement During Oxide Chemical Mechanical Planarization
In Situ Temperature Measurement During Oxide Chemical Mechanical Planarization Jesse Cornely 1, Chris Rogers 1, Vincent P. Manno 1 and Ara Philipossian 2 1 Tufts University, Department of Mechanical Engineering
More informationADVANCES IN ETCH AND DEPOSITION TECHNOLOGIES FOR 2.5 AND 3D BEOL PROCESSING
ADVANCES IN ETCH AND DEPOSITION TECHNOLOGIES FOR 2.5 AND 3D BEOL PROCESSING Keith Buchanan, Dave Thomas, Hefin Griffiths, Kathrine Crook, Daniel Archard, Mark Carruthers, Steve Burgess, Stephen Vargo SPTS
More informationMathematical Model-Based Evaluation Methodology for Environmental Burden of Chemical Mechanical Planarization Process
INERNAIONAL JOURNAL OF PRECISION ENGINEERING AND MANUFACURING-GREEN ECHNOLOGY Vol. 1, No. 1, pp. 11-15 JANUARY 2014 / 11 DOI: 10.1007/s40684-014-0002-7 Mathematical Model-Based Evaluation Methodology for
More informationCMP Process Development Techniques for New Materials. Robert L. Rhoades, Ph.D. ECS 213 th Meeting (Phoenix, AZ) May 19-21, 2008
CMP Process Development Techniques for New Materials Robert L. Rhoades, Ph.D. ECS 213 th Meeting (Phoenix, AZ) May 19-21, 2008 Outline Background and Industry Drivers Generalized Development Sequence CMP
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationProcess optimization and consumable development for Chemical Mechanical Planarization (CMP) processes
University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School 2007 Process optimization and consumable development for Chemical Mechanical Planarization (CMP) processes
More informationDYNAMIC, IN-SITU PRESSURE MEASUREMENTS DURING CMP
DYNAMIC, IN-SITU PRESSURE MEASUREMENTS DURING CMP A Thesis Presented to The Academic Faculty By Andrés Osorno In Partial Fulfillment Of the Requirements for the Degree Master of Science in Mechanical Engineering
More informationCS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing
CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make
More informationEvolution and Revolution of Cerium Oxide Slurries in CMP
Evolution and Revolution of Cerium Oxide Slurries in CMP David Merricks, Brian Santora, Bob Her, Craig Zedwick Ferro Electronic Material Systems 1789 Transelco Drive Penn Yan, NY 14527, USA merricksd@ferro.com
More informationAnalysis of Large Pad Surface Contact Area in Copper CMP
Analysis of Large Pad Surface Contact Area in Copper CMP X. Liao 1, Y. Zhuang 1,2, L. Borucki 2, Y. Sampurno 1,2 and A. Philipossian 1,2 1 University of Arizona, Tucson AZ USA 2 Araca Incorporated, Tucson
More information