Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project

Size: px
Start display at page:

Download "Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project"

Transcription

1 Statement of Work (SOW) inemi Board Assembly TIG BiSn-Based Low-Temperature Soldering Process and Reliability Project Version 1.4 Date: December 1, 2015 Project Leader: Raiyo Aspandiar, Intel Corporation Co-Project Leader: Scott Mokler, Intel Corporation inemi Staff: Haley Fu Problem Statement: Recently there have been some drivers from most ODMs and some OEMs to adopt low-temperature soldering for the assembly of consumer electronic products, such as cell phones, tablets, and mobile computers. The motivations for these drivers have been three fold: environmental, economic and technical. The environmental driver is related to the electronic products life cycles. The economic driver is related to the reduction in manufacturing assembly costs, particularly the energy costs expended in running the reflow soldering ovens. The technical driver is related to the dynamic warpage of area array components, such as Flip chip BGAs, which are getting thinner, and their termination pitches are getting finer. These factors are resulting in a larger dynamic warpage of these components at the reflow temperatures being used for SAC solder pastes. These in turn cause a significant drop in solder joint yield due to the formation of Head-on-Pillow (HoP) and solder bridging defects. Lowering the peak reflow temperature diminishes the dynamic warpage and enhances solder joint yields. Solders in the BiSn system, particular compositions close to the eutectic (58wt% Bi) are prone to brittle fractures at high strain rates. This leads to a high risk of brittle fracture of BiSn-based solder joints under of mechanical shock and drop conditions for electronic products. To mitigate this risk, solder paste manufacturers have explored two pathways. One is through the development of a more ductile metallurgy within the BiSn solder system, by reducing the bismuth content, and addition of elemental dopants, both of which enhance the solder bulk mechanical properties by modifying its microstructure. The other is through the incorporation of polymer resins in the solder paste, that, during the reflow soldering process, cures after the solder wets to the metallic surfaces of the board and the component, and forms a polymeric reinforcement around the solder joint after the assembly cools down. There is sparse independent Page 1 of 10

2 assessment of these two pathways, both in terms of the processibility of these new solder pastes and the reliability of the solder joints thus formed by their use. Purpose: The purpose of this project is to assess the surface mount processibility and reliability of the solder joints formed when enhanced BiSn-based solder pastes are used for assembling electronic components on printed circuit boards. Scope: The scope of this project, separated out for each of its multiple ingredients, is listed below. Solder Pastes: The enhanced BiSn solder paste to be evaluated include those that have a ductile metallurgy as well as those that have resin incorporated within to enable polymeric reinforcement of the solder joint after the reflow soldering step. SnAgCu (SAC) 305 and eutectic BiSn (+Ag) composition solder pastes will be used for comparison to the current and BiSn system baselines, respectively. Components: The components evaluated will include high density flip chip BGAs, QFNs, QFPs, chip components, and other non-ic components such as switches, though hole pin connectors, and sockets. Board Surface Finishes: Two surface finishes will be evaluated. OSP, which is widely used for mobile computers today and ENIG, which is used in most consumer hand held products. Surface Mount Process Steps: The surface mount process steps that will be evaluated will include stencil printing, reflow soldering and rework of specific components. Wave soldering using low-temperature BiSn solders is not part of the scope. Instead, a pin in paste process using the low-temperature BiSn solder pastes will be developed for formation of the through hole pin solder joints of some of the components being evaluated. SAC wave soldering will be used for assembling these components on the baseline control boards. Reliability Tests: The main reliability test to be conducted is the Mechanical Shock/Drop Test since the highest risk for BiSn solders is brittle failures under the high strain rates occurring during these tests. The Mechanical Shock/Drop test will therefore be part of the initial phase of the project. Other reliability tests in subsequent phases will include accelerated Thermal Cycling, Transient Bend, Plug and Un-plug test for connectors, and Vibration Test. Product Validation: The product validation phase will comprise of assembling a number of product boards using the best performing solder paste from the ductile metallurgy and the resin reinforced categories and then subjecting these boards to standard Product level functional and reliability tests. Page 2 of 10

3 What the Project Is / Is Not: This Project IS: Evaluation of BiSn-based low-temperature melting (<200C) solder pastes Evaluation of selected BiSn-based solder pastes with ductile metallurgy and with or without resin for reinforcement Evaluation of solder joints for specific components types (SAC-ball BGAs, BTCs, chip components, through hole connectors, non-ic components) Evaluation of solder paste suitability and capability for specific board assembly process steps (stencil printing, no-clean reflow soldering process, rework) and its Surface Insulation Resistance (SIR) This Project IS NOT: Evaluation of any low-temperature melting solder paste Evaluation of all available BiSn-based solder pastes with and without resin for reinforcement. Evaluated of corner glue and corner fill resin reinforcement configurations. Continuous improvement of the selected solder paste material to satisfy the reliability requirements. Evaluation of solder joints for all available component types Evaluation of solder paste suitability and capability for all board assembly process steps or all fundamental solder paste properties Use equivalent pallet and stencil design at different assembly sites Evaluation of two specific board surface finishes Evaluation of all available board surface finishes Assessment of Mechanical Shock/Drop Reliability, Accelerate Thermal Cycling Reliability, and specific product validation tests Assessment of BiSn-based solder joint microstructural characteristics under selected assembly and reliability conditions Assessment of solder joint reliability under other stress/temperature conditions Assessment of bulk material properties of BiSnbased solders Scope of Work: This project will have two checkpoints which may cause the variation of detailed experiment scope from the initial plan. The experiment scope, resource matrix and schedule will be refined and agreed by the project members at each checkpoint before moving to the next steps. Page 3 of 10

4 Step 1: Definition Review prior work and make recommendations for testing needed. Investigation should take into account needs of electronic product sectors represented by inemi membership. 1. Identify and select candidate solder paste materials Poll the supplier base, keying in on candidate materials that are commercially viable with consideration for market segment applications. Two key categories are solder pastes with ductile BiSn metallurgy when compared to standard BiSn (+Ag) eutectic composition and solder paste containing resin for reinforcement of the solder joints. 2. Identify and select components to be evaluated Components selected should cover the main termination geometries such as balls, gull wing pins, bottom terminations, through hole pins, chip component terminations, and include non-ic components such as connectors, sockets, switches, etc. Where possible, components should be daisy chains to facilitate electrical testing of solder joints during process development and reliability tests. 3. Identify key performance characteristics to be investigated and define reliability test and requirement criteria Review results of prior industry and member company investigations. Make recommendations for performance tests needed. Prior studies have indicated that a) BiSn solder are prone to brittle fracture under mechanical shock stresses, and hence, mechanical shock/drop tests are a priority; b) resin containing pastes require specific stencil printing parameters and reflow profiles significantly different from standard non-resin solder paste, and hence, paste printing and reflow process development is a key requirement.; c) Rework of certain components, such as QFNs is difficult with resin reinforced solder pastes since the resin bond has to be broken on the thermal pads before the component can be removed. 4. Define test vehicle(s) and test methodologies, leverage standards where possible: Specify test vehicle criteria required for performance testing. Agree on a minimal number of test vehicle designs and test requirements. Two Test vehicles are warranted. One is for process development and the other is for mechanical/shock testing. Daisy chaining of the board traces to match those of the components is necessary. New JEDEC shock board design, which uses 4 components instead of 15, will be employed. Step 2: Assembly Process Development Develop, manage, and execute assembly process development using various solder pastes selected. 1. Design Process Development Test Vehicle and Mechanical Shock Test Vehicle Use suggested land patterns from component suppliers. Mechanical Shock Test vehicle will be used for large BGA components, only. 2. Procure parts and test vehicles Obtain needed evaluation materials. Consider lead times needed to synch with evaluation schedule. Solicit participation from supply partners. Test Vehicle Boards will need to be fabricated as a suitable PCB supplier. 3. Design Stencil Apertures and order Stencil Stencil apertures will need to be designed based on the component type and their particular characteristics. Will use equivalent pallet and stencil design at different assembly sites. Page 4 of 10

5 4. Develop Stencil Printing Process for selected solder pastes Establish optimum stencil printing parameters for each paste using transfer efficiency as the key output variable. Start with paste supplier specified settings for critical to function input process variables. 5. Develop reflow profile for selected solder pastes Using a reflow profiling unit of the process development test vehicle, develop the reflow profile to meet the desired range for key profile parameters as given by the solder paste supplier. 6. Initial Process Check Builds Small quantities of boards built for each solder paste to determine feasibility of process. 7. Optimize Process Steps Adjust process parameter settings to maximize solder joint yield. Electrical test is to be used on the daisy chained components for solder joint yield determination and IPC-A-610 can be used for visual quality checks on the non-daisy chained components. Voids should be measure for BGAs and QFNs. 8. Assemble Process Verification boards Assemble 6 boards per solder paste. Measure solder joint yield, record defect type and location and voids for BGAs and QFNs. 9. Run SIR test on boards Use SIR pattern on the board located on BGA site. 10. Run Rework Feasibility Evaluation on QFNs and BGAs Use standard rework process and equipment. Rate ease of rework to established process step rating table. 11. Collate and Analyze Process Development Data and Write Report Separate out the data for each solder paste used. Checkpoint #1: Assess process development results and determine candidate solder pastes to evaluate under mechanical shock Step 3: Mechanical Shock Test Develop, manage, and execute mechanical shock testing. 1. Optimize assembly process for Mechanical Shock Test Vehicle Boards and Assemble Boards Multiple legs are expected. Baseline SAC, baseline BiSnAg, ductile BiSn paste (at least one), resin reinforced solder paste (at least one). 2. Set up Mechanical Shock Equipment per JEDEC specification and execute Shock/Drop test The G levels with duration of the applied force will need to be established. Strain Gauge attachment and strain measurement will need to be done. Drop number vs failure data will be collected. 3. Analyze Mechanical Shock Data and write report Data will need to be analyzed and plotted in suitable manner (Weibull or other) to facilitate comparison of shock resistance between the various solder paste legs. Failure Analysis will need to be done to determine failure interfaces. Page 5 of 10

6 Checkpoint #2: Assess mechanical shock results and determine candidate solder pastes to evaluate under further reliability tests. Mechanical Shock equivalency to SAC leg is a desired requirement. Step 4: Accelerated Temperature Cycling and Other Reliability Tests 1. Assemble Process Development boards for Accelerated Temperature Cycling Test Multiple legs are expected. Baseline SAC, baseline BiSnAg, ductile BiSn paste (at least one), resin reinforced solder paste (at least one). 2. Set up Thermal Cycling Chamber and execute accelerated Thermal Cycling Test Thermal Cycling test protocol will need to be decided on. Connections between the boards and the data loggers will need to be set up. Interim readings will need to be recorded. Failed boards will be pulled out for analysis. 3. Execute Plug/un-Plug test Establish Plug/un-plug test protocol from industry usage. If specific equipment needed, then procure equipment. Conduct test and record data. 4. Execute transient Bend Test Use IPC-9702 standard. A design of the new test board may be required. Document Data. 5. Execute Vibration test Vibration Test parameters need to be established based on typical requirements for consumer electronic products. Document data. 6. Analyze data from all tests above and publish report Data will need to be analyzed and plotted in suitable manner (Weibull or other) to facilitate comparison of reliability under the various stress conditions between the selected solder paste legs. Failure Analysis will need to be done to determine failure location and modes. Step 5: Product Validation Validate the low-temperature solder paste assembly process and specific reliability requirements on a product board, using the best performing ductile and resin reinforced solder pastes from earlier phases. 1. Select Product Design and Validation tests Design should be for a consumer electronics market. Validation tests should follow standard product functionality and reliability protocols. 2. Select at least two manufacturing Sites to assemble and test the Product Board EMS and/or ODMs sites are preferred. 3. Procure BOM, and Assemble Boards Work will solder paste, component and board suppliers. Coordinate product builds with the selected manufacturing sites 4. Subject Assembled Boards to Validation Tests and Compile Results Document manufacturing yield and test yield, defect paretos, etc. Step 6: Completion Write and Publish Final Report to inemi members. Upon project team members agreement, identify public conferences to publish part or whole of the project work over the next year. Page 6 of 10

7 Anticipated Outcome: Validate feasibility of assembling high density boards with BiSn solder pastes (ductile metallurgy and resin reinforced) o Stencil Printability o Solder Joint Yield expected o Defects observed o Voiding levels in BGAs and QFNs o Reworkability Validate Board Level Reliability of solder joints formed with ductile BiSn and resin reinforced solder pastes o Comparison of these solder joints vs. SAC solder joints and standard BiSnAg eutectic solder joints under following stress conditions Mechanical Shock and drop Thermo-mechanical Fatigue Transient Bend forces Vibration Forces Push forces encountered in plugging cables into connectors Participant Profile: inemi s member companies encourages the participation of individuals from different disciplines and divisions within their organizations to contribute on the range of tasks outlined in the project plan. This project team encourages the participation of low-temperature solder paste manufacturers, component suppliers, PCB fabricators, EMS, ODMs and OEMs The following companies have participated in the meetings for developing this project plan: Alcatel- Lucent, Alent, Altera, Bosch, Bose corporation, Celestica, China Solder Technology Group, Creation technologies, DfR Solutions, Dow Electronic Materials, Euroflux, Flextronics, IBM, Indium Corporation, Intel, ist, Jabil Circuits, Kaifa, Lenovo, Nihon Superior, Senju, Shinko, Tamura, Universal Instruments, University of Maryland, Wistron Corporation, and YINCAE. Resources Required from Participants: The resources required are listed below: solder pastes, component test vehicles, board test vehicle design and fabrication. Potential participants and in-kind contributions are identified during the project formation. The detailed resource allocation will be managed in a separate table based on the project signup. 1) Solder Pastes: Provide at least 2 kg of following solder pastes. a. Standard SAC305 b. BiSnAg c. Ductile metallurgy BiSn based d. Resin reinforced BiSn based Obtaining the ductile metallurgy and resin reinforced solder paste from more than one supplier is preferred to broaden the investigated solder paste types. Page 7 of 10

8 2) Component Test Vehicles: Provide at least 200 quantities of the following component types: a. Flip Chip BGAs i. >30 mm. body size, >= 0.65mm ball pitch ii. <17mm, <=0.4mm ball pitch b. Through hole connector for Pin-in-Paste evaluation c. USB Connector for plug/un-plug test d. Area Array socket ~50mm inches body size e. QFP i. 14 x14mm body size, 100 leads ii. 28x28mm body size, 208 leads f. QFN - 10x10mm body size, 0.5mmpitch g. Chip Capacitors i ii. 201 iii. 402 h. Tactile Switch, surface mount 3) Board Test Vehicles: a. Process Development Board i. Design Resources ii. Fabrication b. New JEDEC Shock Test Board i. Design Resources ii. Fabrication 4) Stencil procurement for Process Development Board and Shock Test Board 5) Board Assembly Resources: a. Development /Optimization of stencil printing process for each paste type b. Programming of the Pick and Place machine for each board test vehicle c. Development of Reflow profile for each paste type for each of the two test vehicles using recommended reflow profile parameters from solder paste suppliers d. Assembly of the two Test vehicles boards (at least 50 of each at each assembly site) through the stencil printing, pick and place, reflow soldering and test process steps e. Board Assembly Test data collection and collation 6) Failure Analysis of assembled boards, preferably at more than one site 7) Data Analysis for printed solder paste volume, solder joint yield, reliability tests. 8) Conduct Mechanical Shock tests, record and collate data 9) Conduct Accelerated Thermal Cycling tests, record and collate data 10) Conduct Vibration Tests, record and collate data 11) Conduct Transient Bend Test, record and collate data 12) Conduct Plug/Un-plug test, record and collate data 13) Identify a Product Board for Validation, build small samples of such Product Boards, conduct Product Reliability Tests, collect and collate resulting data 14) Analyze results, write and publish findings to inemi members. This will be done by a subset of the team members. Page 8 of 10

9 Project Schedule: Q2 Q3 Q4 Q1 Q2 Q3 Q4 Q1 Q2 Q3 Segment Steps Task Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Oct Nov Dec Jan Feb Mar Apr May Jun Jul Aug Sep Project Initiation Define Scope Define Resources Needed 1 Define Test Vehicles Select Solder paste Materials Draft and Ratify SOW Finalize Member Sign-ups and Check Point #1 Resource Commitments Check Point #2 Design Test Vehicles Order PCBs Draft Experimental Plans for 2 Process Development Receive All Components Execute Process Development Plans and Collect Data Preliminary Report End Point Build Mechanical Shock test 3 Boards and Conduct Mechanical Shock Test Mechanical Shock Results Report 4 Accl. Temperature Cycling Other Rel tests 5 Product Validation Phase Completion 6 Final Report External Publication Definition Execution Project monitoring plans There will be open lines of communication among participants. All project requirements and commitments will be reviewed with participants before the project begins. Project participants will meet bi-weekly to review various aspects of the project and make plans for next phases of the project. There will be one meeting each at an Asia region friendly time and one meeting at a North America region friendly time. All Designs of experiments and the resource allocation will be submitted to the inemi Technical Committee for review to make sure the team has an appropriate scope and sufficient resource commitment to accomplish the planned tests. Minutes of each meeting minutes will be provided through to the participants. A 1:1 follow-up with individuals will be done on an as-needed basis. Workshops and face-to-face meetings will be scheduled as determined by the project team. Progress reports, comprising of a short series of PowerPoint slides showing the work done to date, will be provided upon request for presentation at regularly scheduled inemi meetings. The approximate man-months per quarter per team member will be tracked based on input from team members. The approximate number of people on the project per quarter will be tracked through inemi's WebEx account. Page 9 of 10

10 Outcome of the project Successful completion of this project will include the publication and presentation in the public domain of the knowledge acquired from the activities of this project on the low-temperature BiSn solder paste technology investigated. Deliverables of this project include the following: Webinar and associated slides for project members summarizing the data and conclusions from the project activities on the relevant low-temperature materials and processes. Final Report containing all the data, its analysis, and conclusions about the viability of the lowtemperature soldering materials and processes investigated. Project results will be shared with the industry in order to drive alignment amongst the supply chain and the users. Knowledge assessment results will be shared through presentations at leading industry conferences and journals, subject to group participant approval process. IF existing standards warrant updating, this will be done through the relevant standards publication entities. NOTE: All changes to SOW must be approved by the TC (version control) Page 10 of 10

inemi Project Report on Process Development of BiSn-Based Low-Temperature Solder Pastes

inemi Project Report on Process Development of BiSn-Based Low-Temperature Solder Pastes inemi Project Report on Process Development of BiSn-Based Low-Temperature Solder Pastes Raiyo Aspandiar Intel Corporation raiyo.f.aspandiar@intel.com 1 Co-authors Name Company Name Company Haley Fu inemi,

More information

Statement of Work (SOW) inemi Packaging TIG SiP Module Moldability Project

Statement of Work (SOW) inemi Packaging TIG SiP Module Moldability Project Statement of Work (SOW) inemi Packaging TIG SiP Module Moldability Project Version #1.0 Date: April 22, 2016 Project Leader: Billy Ahn, STATS ChipPAC Co-Project Leader: Anthony Yang, Moldex3D inemi Staff:

More information

Low/No Silver Alloy Solder Paste

Low/No Silver Alloy Solder Paste Low/No Silver Alloy Solder Paste Definition Stage : Phase 1 Process Feasibility Study Project Leader: Jennifer Nguyen, Flextronics Project Facilitator: John Davignon HDP User Group Member Meeting Feb 26,

More information

Statement of Work (SOW) inemi Board Assembly TIG PCBA Cleanliness Project

Statement of Work (SOW) inemi Board Assembly TIG PCBA Cleanliness Project Statement of Work (SOW) inemi Board Assembly TIG PCBA Cleanliness Project Version #1.0 Date: March 29, 2018 Project Leader: Mike Bixenman, KYZEN Project Co-Leader: San Wong, GE inemi Staff: Mark Schaffer

More information

Thermal Fatigue Result for Low and No-Ag Alloys - Pb-Free Alloy Characterization Speaker: William Chao, Cisco Chair: Elizabeth Benedetto, HP

Thermal Fatigue Result for Low and No-Ag Alloys - Pb-Free Alloy Characterization Speaker: William Chao, Cisco Chair: Elizabeth Benedetto, HP Thermal Fatigue Result for Low and No-Ag Alloys - Pb-Free Alloy Characterization Speaker: William Chao, Cisco Chair: Elizabeth Benedetto, HP October 26, 2012 inemi Session, IMPACT Project Team Members

More information

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008

Pb-free Challenges for High Complexity Products. inemi Jan 16 th 2008 Pb-free Challenges for High Complexity Products inemi Jan 16 th 2008 All Rights Reserved Alcatel-Lucent 2007 Agenda RoHS 101 Typical complex of telecom products (different from consumable) Pb-free Concerns

More information

inemi Statement of Work (SOW) Board Assembly TIG Strain Guidance for PCBAs

inemi Statement of Work (SOW) Board Assembly TIG Strain Guidance for PCBAs inemi Statement of Work (SOW) Board Assembly TIG Strain Guidance for PCBAs Version #1.7 Date: March 7, Project Leader: Jagadeesh Radhakrishnan (Intel) Co-Project Leaders: Anurag Bansal (Cisco), Matt Kelly

More information

inemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2

inemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2 inemi Statement of Work (SOW) inemi Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Phase 1 & Phase 2 Version: 4.1 Date: March 26, 2014 Project Leader: Bart Vandevelde

More information

Basic Project Information. Background. Version: 2.0 Date: June 29, Project Leader: Bart Vandevelde (imec) inemi Staff: Grace O Malley

Basic Project Information. Background. Version: 2.0 Date: June 29, Project Leader: Bart Vandevelde (imec) inemi Staff: Grace O Malley inemi Statement of Work (SOW) Packaging TIG Impact of Low CTE Mold Compound on 2nd Level Solder Joint Reliability Project, Phase 2 (Experimental build and testing) Version: 2.0 Date: June 29, 2015 Project

More information

Welcome to SMTA Brazil Chapter Brook Sandy-Smith Dr. Ron Lasky Tim Jensen

Welcome to SMTA Brazil Chapter Brook Sandy-Smith Dr. Ron Lasky Tim Jensen Welcome to SMTA Brazil Chapter 2013 Presented by Authors Ivan Castellanos Edward Briggs Brook Sandy-Smith Dr. Ron Lasky Tim Jensen Advantages / Concerns HP testing Mechanical properties New work Area ratio

More information

inemi Project on Process Development of BiSn-Based Low Temperature Solder Pastes

inemi Project on Process Development of BiSn-Based Low Temperature Solder Pastes inemi Project on Process Development of BiSn-Based Low Temperature Solder Pastes Haley Fu 1, Raiyo Aspandiar 2, Jimmy Chen 3, Shunfeng Cheng 2, Qin Chen 4, Richard Coyle 5, Sophia Feng 6, Mark Krmpotich

More information

HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE

HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE HOW THE MOLD COMPOUND THERMAL EXPANSION OVERRULES THE SOLDER COMPOSITION CHOICE IN BOARD LEVEL RELIABILITY PERFORMANCE AUTHORS: B. VANDEVELDE, L. DEGRENDELE, M. CAUWE, B. ALLAERT, R. LAUWAERT, G. WILLEMS

More information

Manufacturability and Reliability Impacts of Alternate Pb-Free BGA Ball Alloys. June 2007

Manufacturability and Reliability Impacts of Alternate Pb-Free BGA Ball Alloys. June 2007 Manufacturability and Reliability Impacts of Alternate Pb-Free BGA Ball Alloys Greg Henshall Michael Roesch Kris Troxel Helen Holder Jian Miremadi HP Global Engineering Services The information contained

More information

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi

More information

SOLDER JOINT RELIABILITY ON MIXED SAC-BISN BALL GRID ARRAY SOLDER JOINTS FORMED WITH RESIN REINFORCED BI-SN METALLURGY SOLDER PASTES

SOLDER JOINT RELIABILITY ON MIXED SAC-BISN BALL GRID ARRAY SOLDER JOINTS FORMED WITH RESIN REINFORCED BI-SN METALLURGY SOLDER PASTES As originally published in the SMTA Proceedings SOLDER JOINT RELIABILITY ON MIXED SAC-BISN BALL GRID ARRAY SOLDER JOINTS FORMED WITH RESIN REINFORCED BI-SN METALLURGY SOLDER PASTES Olivia H Chen 1, James

More information

inemi Halogen-Free PCB Follow-On Project Proposal Stephen Tisdale Intel Corporation April 2, 2008

inemi Halogen-Free PCB Follow-On Project Proposal Stephen Tisdale Intel Corporation April 2, 2008 inemi Halogen-Free PCB Follow-On Project Proposal Stephen Tisdale Intel Corporation April 2, 2008 0 Project Management Project Formation Project Formation The development of a new project and its Statement

More information

Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware

Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware Lead-Free HASL: Balancing Benefits and Risks for IBM Server and Storage Hardware November 19, 2009 M.Kelly, P.Eng, MBA Senior Engineer, ECAT Interconnect Technology Lead-Free Server Development Core Team

More information

room and cold readouts were performed every 250 cycles. Failure data and Weibull plots were generated. Typically, the test vehicles were subjected to

room and cold readouts were performed every 250 cycles. Failure data and Weibull plots were generated. Typically, the test vehicles were subjected to SOLDER JOINT RELIABILITY ASSESMENT OF Sn-Ag-Cu BGA COMPONENTS ATTACHED WITH EUTECTIC Pb-Sn SOLDER Fay Hua 1, Raiyo Aspandiar 2, Cameron Anderson 3, Greg Clemons 3, Chee-key Chung 4, Mustapha Faizul 4 Intel

More information

IPC -7095C Design and Assembly Process Implementation For BGAs

IPC -7095C Design and Assembly Process Implementation For BGAs IPC -7095C Design and Assembly Process Implementation For BGAs 1 Overview With the introduction of BGA components, things had to change: New design New assembly process New repair process New inspection

More information

EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS

EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS As originally published in the SMTA Proceedings. EVALUATION OF HIGH RELIABILITY REWORKABLE EDGE BOND ADHESIVES FOR BGA APPLICATIONS Fei Xie, Ph.D., Han Wu, Daniel F. Baldwin, Ph.D., Swapan Bhattacharya,

More information

Version: 5.0 Update Date: June 15, Project Leader: Layannah Roberts, Intel Corporation inemi Staff: David Godlewski. Basic Project Information

Version: 5.0 Update Date: June 15, Project Leader: Layannah Roberts, Intel Corporation inemi Staff: David Godlewski. Basic Project Information inemi Statement of Work (SOW) Test TIG Update Characterize and Quantify the Production Inspection Capability of the AXI of HiP (Head in Pillow) Defects Project Version: 5.0 Update Date: June 15, 2016 Project

More information

Reliability of Lead-Free Solder Connections for Area-Array Packages

Reliability of Lead-Free Solder Connections for Area-Array Packages Presented at IPC SMEMA Council APEX SM 2001 For additional information, please email marketing@amkor.com Reliability of Lead-Free Solder Connections for Area-Array Packages Ahmer Syed Amkor Technology,

More information

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal

Composition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi

More information

ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY

ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY ENHANCING MECHANICAL SHOCK PERFORMANCE USING EDGEBOND TECHNOLOGY Steven Perng, Tae-Kyu Lee, and Cherif Guirguis Cisco Systems, Inc. San Jose, CA, USA sperng@cisco.com Edward S. Ibe Zymet, Inc. East Hanover,

More information

Approaches to minimize Printed Circuit Board (PCB) warpage in Board Assembly Process to improve SMT Yield

Approaches to minimize Printed Circuit Board (PCB) warpage in Board Assembly Process to improve SMT Yield Approaches to minimize Printed Circuit Board (PCB) warpage in Board Assembly Process to improve SMT Yield Initiative Leaders: Srini Aravamudhan & Chris Combs, Intel; inemi Staff: Haley Fu The Project Development

More information

Low-Silver BGA Assembly Phase II Reliability Assessment Fifth Report: Preliminary Thermal Cycling Results

Low-Silver BGA Assembly Phase II Reliability Assessment Fifth Report: Preliminary Thermal Cycling Results Low-Silver BGA Assembly Phase II Reliability Assessment Fifth Report: Preliminary Thermal Cycling Results Gregory Henshall 1 Michael Fehrenbach 2 Hewlett-Packard Co. 1 Palo Alto, CA USA 2 Houston, TX USA

More information

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview

Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Freescale Semiconductor Tape Ball Grid Array (TBGA) Overview Revision 0 2006 Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the

More information

RELIABILITY OF DOPED LEAD-FREE SOLDER JOINTS UNDER ISOTHERMAL AGING AND THERMAL CYCLING

RELIABILITY OF DOPED LEAD-FREE SOLDER JOINTS UNDER ISOTHERMAL AGING AND THERMAL CYCLING As originally published in the SMTA Proceedings RELIABILITY OF DOPED LEAD-FREE SOLDER JOINTS UNDER ISOTHERMAL AGING AND THERMAL CYCLING Cong Zhao, Thomas Sanders, Chaobo Shen, Zhou Hai, John L. Evans,

More information

Effects of SAC Alloy Copper Dissolution Rates on PTH Processes: Cost and performance justify use of certain alternatives to SAC305/405

Effects of SAC Alloy Copper Dissolution Rates on PTH Processes: Cost and performance justify use of certain alternatives to SAC305/405 Effects of SAC Alloy Copper Dissolution Rates on PTH Processes: Cost and performance justify use of certain alternatives to SAC305/405 1 Craig Hamilton, Polina Snugovsky (Celestica) & Matthew Kelly (IBM)

More information

Board Assembly Roadmap

Board Assembly Roadmap Board Assembly Roadmap Speaker & Chair: Dr. Dongkai Shangguan (Flextronics) Co-chair: Dr. Ravi Bhatkal (Cookson) Co-chair: David Geiger (Flextronics) Agenda Roadmap Development Approach Chapter Overview

More information

Warpage Characteristics of Organic Packages, Phase 4

Warpage Characteristics of Organic Packages, Phase 4 Warpage Characteristics of Organic Packages, Phase 4 Chairs: Wei Keat Loh, Intel Ron Kulterman, Flex Call for Sign-up Webinar July 27 th /28 th, 2017 inemi Staff: Haley Fu Agenda Introduction of Project

More information

Statement of Work (SOW) Board Assembly TIG inemi PCBA Reliability Qualification Project

Statement of Work (SOW) Board Assembly TIG inemi PCBA Reliability Qualification Project Statement of Work (SOW) Board Assembly TIG inemi PCBA Reliability Qualification Project Version # 2.0 Date: 9/26/12 Project Leader: Thomas Homorodi, Dell Co-Project Leader: Aamir Kazi, Dell inemi Staff:

More information

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS

EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic

More information

Acceptance Testing Of Low-Ag Reflow Solder Alloys

Acceptance Testing Of Low-Ag Reflow Solder Alloys Acceptance Testing Of Low-Ag Reflow Solder Alloys Kris Troxel 1, Aileen Allen 2, Elizabeth Elias Benedetto 3, Rahul Joshi 3 Hewlett-Packard Company 1 Boise, ID, USA 2 Palo Alto, CA, USA 3 Houston, TX,

More information

Comparison of Thermal Fatigue Performance of SAC105 (Sn-1.0Ag-0.5Cu), Sn- 3.5Ag, and SAC305 (Sn-3.0Ag-0.5Cu) BGA Components with SAC305 Solder Paste

Comparison of Thermal Fatigue Performance of SAC105 (Sn-1.0Ag-0.5Cu), Sn- 3.5Ag, and SAC305 (Sn-3.0Ag-0.5Cu) BGA Components with SAC305 Solder Paste Comparison of Thermal Fatigue Performance of SAC105 (Sn-1.0Ag-0.5Cu), Sn- 3.5Ag, and SAC305 (Sn-3.0Ag-0.5Cu) BGA Components with SAC305 Solder Paste Gregory Henshall, Hewlett-Packard Co. Palo Alto, CA

More information

Qualification of Thin Form Factor PWBs for Handset Assembly

Qualification of Thin Form Factor PWBs for Handset Assembly Qualification of Thin Form Factor PWBs for Handset Assembly Mumtaz Y. Bora Kyocera Wireless Corporation San Diego, Ca. 92121 mbora@kyocera-wreless.com Abstract: The handheld wireless product market place

More information

Reliability Testing of Ni-Modified SnCu and SAC305 - Vibration. Keith Sweatman, Nihon Superior Joelle Arnold, DfR Solutions March 2008

Reliability Testing of Ni-Modified SnCu and SAC305 - Vibration. Keith Sweatman, Nihon Superior Joelle Arnold, DfR Solutions March 2008 Reliability Testing of Ni-Modified SnCu and SAC305 - Vibration Keith Sweatman, Nihon Superior Joelle Arnold, DfR Solutions March 2008 2004-2008 Previous Work Accelerated Life Testing of SN100C for Surface

More information

INEMI Packaging Substrate Workshop, Toyama, Japan, 2014 Challenges of Organic Substrates from EMS Perspective Weifeng Liu, Ph. D.

INEMI Packaging Substrate Workshop, Toyama, Japan, 2014 Challenges of Organic Substrates from EMS Perspective Weifeng Liu, Ph. D. INEMI Packaging Substrate Workshop, Toyama, Japan, 2014 Challenges of Organic Substrates from EMS Perspective Weifeng Liu, Ph. D. Date (4/10/2014) AEG - WW Microelectronics and Packaging OUTLINE Overview

More information

BOARD LEVEL RELIABILITY COMPARISON OF LEAD FREE ALLOYS

BOARD LEVEL RELIABILITY COMPARISON OF LEAD FREE ALLOYS BOARD LEVEL RELIABILITY COMPARISON OF LEAD FREE ALLOYS Robert Darveaux, Corey Reichman, Sabira Enayet, Wen-Sung Hsu, and Win Thandar Swe Amkor Technology, Inc. Chandler, AZ, USA rdarv@amkor.com ABSTRACT

More information

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package

Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be

More information

DEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY

DEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY As originally published in the SMTA Proceedings. DEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY Pritha Choudhury, Ph.D., Morgana Ribas, Ph.D., Ranjit Pandher, Ph.D., Anil

More information

Active Projects and Research Review

Active Projects and Research Review Active Projects and Research Review Denis Barbini, Ph.D., Vitronics Soltec Productronica Munich, Germany November 17, 2005 1 Overview 2 Pb-Free BGAs in SnPb Process Study Chair: Robert Kinyanjui, Sanmina-SCI

More information

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages

Fairchild Semiconductor Application Note January 2001 Revised September Using BGA Packages Introduction AN-5026 Demanding space and weight requirements of personal computing and portable electronic equipment has led to many innovations in IC packaging. Combining the right interface and logic

More information

Koki no-clean LEAD FREE solder paste. High-reliability Low Ag Lead Free Solder Paste

Koki no-clean LEAD FREE solder paste. High-reliability Low Ag Lead Free Solder Paste www.ko-ki.co.jp #514- Revised on Feb.4, 214 Koki no-clean LEAD FREE solder paste High-reliability Low Ag Lead Free Solder Paste S1XBIG58-M5-4 Product information S1XBIG SAC35 After -4/125ºC, 1 cycles This

More information

Assembly and Rework of Lead Free Package on Package Technology By: Raymond G. Clark and Joseph D. Poole TT Electronics - IMS Perry, Ohio

Assembly and Rework of Lead Free Package on Package Technology By: Raymond G. Clark and Joseph D. Poole TT Electronics - IMS Perry, Ohio Assembly and Rework of Lead Free Package on Package Technology By: Raymond G. Clark and Joseph D. Poole TT Electronics - IMS Perry, Ohio Abstract: Miniaturization continues to be a driving force in both

More information

S3X58-G801. High Performance Low Voiding LF Solder Paste. Product Information. Koki no-clean LEAD FREE solder paste.

S3X58-G801. High Performance Low Voiding LF Solder Paste. Product Information. Koki no-clean LEAD FREE solder paste. www.ko-ki.co.jp #55001-3 First issue: Jan.13, 2017 Revised: Jun. 28, 2017 Koki no-clean LEAD FREE solder paste High Performance Low Voiding LF Solder Paste S3X58-G801 Product Information 0603R 0603R Disclaimer

More information

EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY

EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY As originally published in the SMTA Proceedings EXTRA FINE PITCH FLIP CHIP ASSEMBLY PROCESS, UNDERFILL EVALUATION AND RELIABILITY Fei Xie, Ph.D. *, Daniel F. Baldwin, Ph.D. *, Han Wu *, Swapon Bhattacharya,

More information

Board Assembly Roadmap. TWG Chair: Dr. Dongkai Shangguan (Flextronics) Co-chair: Dr. Ravi Bhatkal (Cookson) Co-chair: David Geiger (Flextronics)

Board Assembly Roadmap. TWG Chair: Dr. Dongkai Shangguan (Flextronics) Co-chair: Dr. Ravi Bhatkal (Cookson) Co-chair: David Geiger (Flextronics) Board Assembly Roadmap TWG Chair: Dr. Dongkai Shangguan (Flextronics) Co-chair: Dr. Ravi Bhatkal (Cookson) Co-chair: David Geiger (Flextronics) Agenda Roadmap Development Approach Participants Key Trends

More information

THE APPLICATION OF BI-BASED SOLDERS FOR LOW TEMPERATURE REFLOW TO REDUCE COST WHILE IMPROVING SMT YIELDS IN CLIENT COMPUTING SYSTEMS

THE APPLICATION OF BI-BASED SOLDERS FOR LOW TEMPERATURE REFLOW TO REDUCE COST WHILE IMPROVING SMT YIELDS IN CLIENT COMPUTING SYSTEMS As originally published in the SMTA Proceedings THE APPLICATION OF BI-BASED SOLDERS FOR LOW TEMPERATURE REFLOW TO REDUCE COST WHILE IMPROVING SMT YIELDS IN CLIENT COMPUTING SYSTEMS Scott Mokler, Ph.D.,

More information

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA

IPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA IPC-AJ-820A Assembly and Joining Handbook The How and Why of All Things PCB & PCA 1 Scope To provide guidelines and supporting info for the mfg of electronic equipment To explain the HOW TO and WHY Discussions

More information

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly

Material Selection and Parameter Optimization for Reliable TMV Pop Assembly Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,

More information

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION

IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS

More information

Eliminating Wave Soldering with Low Melting Point Solder Paste ABSTRACT Process Cost Reduction INTRODUCTION

Eliminating Wave Soldering with Low Melting Point Solder Paste ABSTRACT Process Cost Reduction INTRODUCTION Eliminating Wave Soldering with Low Melting Point Solder Paste Mitch Holtzer and Tuck Weng Mok Alpha, an Alent plc Company 109 Corporate Blvd., South Plainfield, NJ 07080 USA Email: mholtzer@alent.com;

More information

Best Practice Guide for Thermocycling and Reliability Assessment of Solder Joints

Best Practice Guide for Thermocycling and Reliability Assessment of Solder Joints Best Practice Guide for Thermocycling and Reliability Assessment of Solder Joints Miloš Dušek and Christopher Hunt July 2000 July 2000 Best Practice Guide for Thermocycling and Reliability Assessment of

More information

Cu Wire Bonding Survey Results. inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011

Cu Wire Bonding Survey Results. inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011 Cu Wire Bonding Survey Results inemi Cu Wire Bonding Reliability Project Team Jan 30, 2011 Outline About inemi Project Overview Survey Mechanism Survey Respondents Survey Results Technology Adoption Status

More information

inemi Lead-Free Alloy Characterization Program Update: Thermal Cycle Testing and Alloy Test Standards Development

inemi Lead-Free Alloy Characterization Program Update: Thermal Cycle Testing and Alloy Test Standards Development inemi Lead-Free Alloy Characterization Program Update: Thermal Cycle Testing and Alloy Test Standards Development Chair: Greg Henshall, HP Co-Chair: Stephen Tisdale, Intel October 21, 2011 Authors Julie

More information

Recent Trends of Package Warpage and Measurement Metrologies

Recent Trends of Package Warpage and Measurement Metrologies Recent Trends of Package Warpage and Measurement Metrologies Wei Keat Loh 1, Ron Kulterman 2, Haley Fu 3, Masahiro Tsuriya 3 1 Intel Technology Sdn. Bhd. Penang, Malaysia 2 Flextronics, Austin, Texas,

More information

Reliability of Pb-Free Solder Alloys in Demanding BGA and CSP Applications

Reliability of Pb-Free Solder Alloys in Demanding BGA and CSP Applications Reliability of Pb-Free Solder Alloys in Demanding BGA and CSP Applications Ranjit Pandher and Robert Healey Cookson Electronics 109 Corporate Blvd. South Plainfield, NJ 07080, USA Email: rpandher@cooksonelectronics.com

More information

The No Lead manufacturing Initiative

The No Lead manufacturing Initiative The No Lead manufacturing Initiative Dr. Srinivas T. Rao UCLA Workshop on Lead-free Solder for Electronic, Optical, and MEMs Packaging and Manufacturing September 5 th 2002 Address Mfg. Needs of OEMs and

More information

Sherlock 4.0 and Printed Circuit Boards

Sherlock 4.0 and Printed Circuit Boards Sherlock 4.0 and Printed Circuit Boards DfR Solutions January 22, 2015 Presented by: Dr. Nathan Blattau Senior Vice President 9000 Virginia Manor Rd Ste 290, Beltsville MD 20705 301-474-0607 www.dfrsolutions.com

More information

inemi Lead-Free Alloy Alternatives Project Report: Thermal Fatigue Experiments and Alloy Test Requirements

inemi Lead-Free Alloy Alternatives Project Report: Thermal Fatigue Experiments and Alloy Test Requirements inemi Lead-Free Alloy Alternatives Project Report: Thermal Fatigue Experiments and Alloy Test Requirements Gregory Henshall, Ph.D. Hewlett-Packard Co. Palo Alto, CA, USA greg.henshall@hp.com Keith Sweatman

More information

Thermal Cycling Reliability Screening of Multiple Pb-free Solder Ball Alloys

Thermal Cycling Reliability Screening of Multiple Pb-free Solder Ball Alloys Thermal Cycling Reliability Screening of Multiple Pb-free Solder Ball Alloys Joe Smetana 1, Richard Coyle 1, and Peter Read 1 Thomas Koshmeider 2, Dave Love 3, Mark Kolenik 4, and Jennifer Nguyen 5 1 Alcatel-Lucent,

More information

Chapter 14. Designing with FineLine BGA Packages

Chapter 14. Designing with FineLine BGA Packages Chapter 14. Designing with FineLine BGA Packages S53009-1.3 Chapter 14, Designing with FineLine BGA Packages, replaces AN 114: Designing with FineLine BGA Packages. Introduction As programmable logic devices

More information

Forward and Backward Soldering Compatibility

Forward and Backward Soldering Compatibility Forward and Backward Soldering Compatibility You are connected to our live presentation delivered via the internet. The webinar will begin shortly. NEW 1 Attendee Quick Reference You can ask questions

More information

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test

Via Life vs. Temperature Stress Analysis of Interconnect Stress Test Page 1 of 12 N P All BNP Media LINX Search H i 3 w Want to use this article? CLICK HERE for options!

More information

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi

Automotive Electronic Material Challenges. Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and

More information

MICROSTRUCTURE AND RELIABILITY OF LOW AG, BI-CONTAINING SOLDER ALLOYS

MICROSTRUCTURE AND RELIABILITY OF LOW AG, BI-CONTAINING SOLDER ALLOYS MICROSTRUCTURE AND RELIABILITY OF LOW AG, BI-CONTAINING SOLDER ALLOYS Eva Kosiba, Simin Bagheri, Polina Snugovsky, Ph.D. Celestica Inc. Toronto, ON, Canada ekosiba@celestica.com, sbagheri@celestica.com,

More information

IBM Laminate Study Group

IBM Laminate Study Group IBM Laminate Study Group Lead-Free Laminate Robustness Brett Krull, Dept FM2 Nov 18, 2009 Agenda Introductions Laminate Robustness Background Qualification Methods Contributing Factors Past Work on Laminate

More information

Statement of Work (SOW) inemi Substrates/Packaging TIG Wafer/Panel Level Fine Pitch Substrate Inspection/Metrology Project, Phase 2

Statement of Work (SOW) inemi Substrates/Packaging TIG Wafer/Panel Level Fine Pitch Substrate Inspection/Metrology Project, Phase 2 Statement of Work (SOW) inemi Substrates/Packaging TIG Wafer/Panel Level Fine Pitch Substrate Inspection/Metrology Project, Phase 2 Version #1.0 Date: October 6, 2017 Project Leader: Feng Xue - IBM Co-Project

More information

Investigation of Pad Cratering in Large Flip-Chip BGA using Acoustic Emission

Investigation of Pad Cratering in Large Flip-Chip BGA using Acoustic Emission Investigation of Pad Cratering in Large Flip-Chip BGA using Acoustic Emission Anurag Bansal, Cherif Guirguis and Kuo-Chuan Liu Cisco Systems, Inc., San Jose, CA anurbans@cisco.com Abstract Electronics

More information

ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS

ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS ENHANCING WLCSP RELIABILITY THROUGH BUILD-UP STRUCTURE IMPROVEMENTS AND NEW SOLDER ALLOYS B. Rogers, M. Melgo, M. Almonte, S. Jayaraman, C. Scanlan, and T. Olson Deca Technologies, Inc 7855 S. River Parkway,

More information

Call for Participation In High Speed Signaling Metrology and Standard Reliability Qualification Project Formation

Call for Participation In High Speed Signaling Metrology and Standard Reliability Qualification Project Formation Call for Participation In High Speed Signaling Metrology and Standard Reliability Qualification Project Formation Session 1 Friday, March 14 10:00 am 11:00 am EDT inemi Connectors Interest Survey Background

More information

A Supplier s Perspective on the Development of Lead-free Soldering Materials

A Supplier s Perspective on the Development of Lead-free Soldering Materials A Supplier s Perspective on the Development of Lead-free Soldering Materials Keith Howell Nihon Superior Silicon Valley Chapter 13 November 2012 Agenda Solder Paste Flux Development Voiding Head-in-pillow

More information

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew

EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS Mulugeta Abtew Typical PCB Assembly Process PCB Loading Solder Paste Application Solder Paste Inspection

More information

LEAD FREE ALLOY DEVELOPMENT

LEAD FREE ALLOY DEVELOPMENT LEAD FREE ALLOY DEVELOPMENT Karl F. Seelig, VP of Technology AIM Cranston, RI. USA. kseelig@aimsolder.com Abstract. When lead-free solders were first introduced to the electronics industry in the early

More information

IBM Platform Symposium September 14-15, Artesyn s Approach to RoHS Compliance

IBM Platform Symposium September 14-15, Artesyn s Approach to RoHS Compliance IBM Platform Symposium September 14-15, 2004 Artesyn s Approach to RoHS Compliance RoHS summary Project implementation strategy Process development status Reliability test plan Reliability test status

More information

2006 DMSMS Conference Pb-free Solder Technical Issues (Not Including Tin Whiskers)

2006 DMSMS Conference Pb-free Solder Technical Issues (Not Including Tin Whiskers) 2006 DMSMS Conference Pb-free Solder Technical Issues (Not Including Tin Whiskers) Dr. Stephan Meschter BAE Systems LEAP WG Technical Guidelines Handbook Leader Johnson City, NY Phone: 607-770-2332, Email:

More information

COMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS

COMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS As originally published in the SMTA Proceedings. COMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS Thomas Sanders, Sivasubramanian Thirugnanasambandam

More information

Optimizing Immersion Silver Chemistries For Copper

Optimizing Immersion Silver Chemistries For Copper Optimizing Immersion Silver Chemistries For Copper Ms Dagmara Charyk, Mr. Tom Tyson, Mr. Eric Stafstrom, Dr. Ron Morrissey, Technic Inc Cranston RI Abstract: Immersion silver chemistry has been promoted

More information

Becoming Lead Free. Automotive Electronics. Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant

Becoming Lead Free. Automotive Electronics. Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant Automotive Electronics Becoming Lead Free Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant 1 Agenda 1. Leadfree Electronics Drivers 2. Requirements 3. Areas of Impact 4.

More information

Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance

Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance Effect of local grain distribution and Enhancement on edgebond applied wafer-level chip-scale package (WLCSP) thermal cycling performance 1 Tae-Kyu Lee, 2 Weidong Xie, 2 Steven Perng, 3 Edward Ibe, and

More information

MARCH National Physical Laboratory Hampton Road Teddington Middlesex United Kingdom TW11 0LW

MARCH National Physical Laboratory Hampton Road Teddington Middlesex United Kingdom TW11 0LW NPL REPORT DEPC-MPR 044 Measuring the Impact of Land Size and Solder Joint Volume on Lead-free Solder Joint Reliability M Wickham, L Zou, M Dusek and C P Hunt NOT RESTRICTED MARCH 2006 National Physical

More information

Edge Bond Package joint reinforcement JU-120EB Product Information

Edge Bond Package joint reinforcement JU-120EB Product Information www.ko-ki.co.jp #55023 First issue on October 25, 2017 Revised on Koki Adhesive Edge Bond Package joint reinforcement Product Information BGA body Disclaimer This Product Information contains product performance

More information

Recent Trend of Package Warpage Characteristic

Recent Trend of Package Warpage Characteristic Recent Trend of Package Warpage Characteristic Wei Keat Loh 1, Ron Kulterman 2, Tim Purdie 3, Haley Fu 4, Masahiro Tsuriya 4 1 Intel Technology Sdn. Bhd. Penang, Malaysia 2 Flextronics, Austin, Texas,

More information

Building HDI Structures using Thin Films and Low Temperature Sintering Paste

Building HDI Structures using Thin Films and Low Temperature Sintering Paste Building HDI Structures using Thin Films and Low Temperature Sintering Paste Catherine Shearer, James Haley and Chris Hunrath Ormet Circuits Inc. - Integral Technology California, USA chunrath@integral-hdi.com

More information

Manufacturing and Reliability Challenges With QFN

Manufacturing and Reliability Challenges With QFN Manufacturing and Reliability Challenges With QFN Dr. Craig Hillman and Cheryl Tulkoff DfR Solutions SMTA DC Chapter Ashburn, VA February 25, 2009 QFN as a Next Generation Technology What is Next Generation

More information

System Level Effects on Solder Joint Reliability

System Level Effects on Solder Joint Reliability System Level Effects on Solder Joint Reliability Maxim Serebreni 2004 2010 Outline Thermo-mechanical Fatigue of solder interconnects Shear and tensile effects on Solder Fatigue Effect of Glass Style on

More information

S3X58-M ICT Compatible Lead Free Solder Paste. Product Information. Koki no-clean LEAD FREE solder paste. Contents.

S3X58-M ICT Compatible Lead Free Solder Paste. Product Information. Koki no-clean LEAD FREE solder paste.   Contents. Koki no-clean LEAD FREE solder paste www.ko-ki.co.jp #53002 Revised on Mar. 3, 2015 ICT Compatible Lead Free Solder Paste Product Information Conventional Product Picture of ICT Checker Probe The product

More information

Discrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06

Discrete Capacitor & Resistor Issues. Anthony Primavera Boston Scientific CRM 11/13/06 Discrete Capacitor & Resistor Issues Anthony Primavera Boston Scientific CRM 11/13/06 Goal: Drive the Industry towards common test methods and best practices in manufacturing to reduce and or eliminate

More information

ALT of Lead Free CCAs

ALT of Lead Free CCAs ALT of Lead Free CCAs OPS Value Propositions Ops A La Carte is a Professional Reliability Engineering firm focused on providing confidence in reliability. Flexible method of engagement from end to end

More information

A STUDY ON PROCESS, STRENGTH AND MICROSTRUCTURE ANALYSIS OF LOW TEMPERATURE SnBi CONTAINING SOLDER PASTES MIXED WITH LEAD-FREE SOLDER BALLS

A STUDY ON PROCESS, STRENGTH AND MICROSTRUCTURE ANALYSIS OF LOW TEMPERATURE SnBi CONTAINING SOLDER PASTES MIXED WITH LEAD-FREE SOLDER BALLS As originally published in the SMTA Proceedings A STUDY ON PROCESS, STRENGTH AND MICROSTRUCTURE ANALYSIS OF LOW TEMPERATURE SnBi CONTAINING SOLDER PASTES MIXED WITH LEAD-FREE SOLDER BALLS Sakthi Cibi Kannammal

More information

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations R. Wayne Johnson Alumni Professor 334-844 844-1880 johnson@eng.auburn. @eng.auburn.eduedu Outline System Design Issues

More information

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations R. Wayne Johnson Alumni Professor 334-844-1880 johnson@eng.auburn. @eng.auburn.eduedu Outline System Design Issues Package

More information

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong

White Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,

More information

inemi Test and Inspection TIG

inemi Test and Inspection TIG inemi Test and Inspection TIG August 21, 2018 Recording (available up to 6 months after webinar) https://inemi.webex.com/inemi/ldr.php?rcid=b515f6993fd3fa1dc3abbfefebcfe4a6 inemi Technology Integration

More information

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering

WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy

More information

Low Temperature Lead-Free Production Versus SAC

Low Temperature Lead-Free Production Versus SAC Low Temperature Lead-Free Production Versus SAC Designing a product that has minimal environmental impact for its entire life cycle is very demanding and a real challenge for designers and manufacturers.

More information

Reliability of RoHS-Compliant 2D and 3D 1С Interconnects

Reliability of RoHS-Compliant 2D and 3D 1С Interconnects Reliability of RoHS-Compliant 2D and 3D 1С Interconnects John H. Lau, Ph.D. New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore Sydney Toronto Foreword

More information

contaminated, or if the location of the assembly house is well above sea level.

contaminated, or if the location of the assembly house is well above sea level. VAPOR PHASE REFLOW S EFFECT ON SOLDER PASTE RESIDUE SURFACE INSULATION RESISTANCE Karen Tellefsen. Mitch Holtzer, Corne Hoppenbrouwers Alpha Assembly Solutions South Plainfield, NJ, USA Roald Gontrum SmartTech

More information

A.R.E.A. Consortium 2010 Study Plans

A.R.E.A. Consortium 2010 Study Plans Universal Instruments Advanced Process Laboratory September, 2009 A.R.E.A. Consortium 2010 Study Plans EXECUTIVE SUMMARY The Advanced Research on Electronics Assembly Consortium will continue to fund manufacturing

More information