Available online at ScienceDirect. Procedia Engineering 168 (2016 ) th Eurosensors Conference, EUROSENSORS 2016
|
|
- Caren Morton
- 6 years ago
- Views:
Transcription
1 Available online at ScienceDirect Procedia Engineering 168 (2016 ) th Eurosensors Conference, EUROSENSORS 2016 A foldable neural electrode for 3D stimulation of deep brain cavities Dries Kil a, *, Philippe De Vloo b, Bart Nuttin b, Robert Puers a a KU Leuven dept. ESAT-MICAS, Kasteelpark Arenberg 10, 3001 Leuven, Belgium b KU Leuven research group Experimental Neurosurgery and Neuranatomy, O&N 1 Herestraat 49, 3000 Leuven, Belgium Abstract In this work a new type of foldable neural electrode is presented. The microfabricated electrode is specifically designed for Deep Brain Stimulation of the cavity wall of thalamic lesions resulting from brain infarcts. On implantation, the electrode is introduced through a cannula, after which the flower-like structure unfolds, contacting the cavity walls and allowing stimulation at different anatomical locations. A three-layer microfabrication process based on UV-lithography and Reactive Ion Etching (RIE) is presented. In-Vivo experiments have also been performed in which the implantation procedure and the unfolding of the electrode are tested and visualized The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license 2016 The Authors. Published by Elsevier Ltd. ( Peer-review under responsibility of the organizing committee of the 30th Eurosensors Conference. Peer-review under responsibility of the organizing committee of the 30th Eurosensors Conference Keywords: Neural electrode, thalamic lesion, 3D stimulation, BCI, BMI, neural stimulation, thin film, microfabrication 1. Introduction The human brain can contain cavities due to cell loss caused by e.g. developmental effects, strokes or tumor resection. Since the involved neural networks can no longer function properly, these cavities are often accompanied by various symptoms such as chronic pain or reduced motor function [1]. Although there are different treatment options such as medication [2] or Deep Brain Stimulation (DBS) of the affected regions of the brain [3], these methods are only effective for a limited number of medical conditions. A novel approach is hypothesized where the aforementioned clinical symptoms can potentially be alleviated by direct stimulation of the cavity wall. * Corresponding author. Tel.: ; fax: +32-(0) address: dries.kil@esat.kuleuven.be The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license ( Peer-review under responsibility of the organizing committee of the 30th Eurosensors Conference doi: /j.proeng
2 138 Dries Kil et al. / Procedia Engineering 168 ( 2016 ) In this paper we describe the design and fabrication of a foldable microelectrode which contains multiple stimulation sites and can be implanted subcortically. This allows stimulation at various anatomical locations on the inner cavity wall, compared to conventional DBS electrodes where multiple micro-electrodes need to be implanted for this purpose. As the cavities are located at a certain depth inside the brain a custom implantation procedure is developed as well. The validity of the designed electrode is tested in a rat model. To test the hypothesis, a specific clinical condition associated with brain cavities was chosen, namely Central Post-Stroke Pain (CPSP). CPSP is a neuropathic pain syndrome that can occur after an ischemic or hemorrhagic stroke, typically located in the sensory thalamus. It is characterized by pain and sensory abnormalities in the body parts corresponding to the affected brain region. [4] 2. Electrode design and implantation procedure The microelectrode is a custom design based on the specifics of the aforementioned clinical condition. The stimulation target is a cavity located in the sensory thalamus, which is situated at a depth of approximately 3 mm (relative to the dura mater). The cavity has a diameter of roughly 2 mm. An implantation procedure is developed as well in order to minimize the damage to the healthy tissue surrounding the implantation trajectory. The above requirements were achieved by designing a highly flexible thin film electrode with a flower-like shape. The device features a 40 mm long lead and a flower-shaped electrode tip containing 7 platinum electrodes with a surface area of mm2. The platinum conductors are isolated between 2 layers of 7 m thick polyimide (PI). The diameter of the electrode-tip (Fig. 1) can be optimized with regard to the size of the target cavity. Based on the MRI-scans (Fig. 5) of our rat model (post-lesioning) a diameter of 3 mm was chosen. The device is fabricated using a MEMS-compatible fabrication process, allowing high volume production with a high turnover rate. Prior to implantation, the electrode is inserted into a cannula (inner diameter: 800 m) using a thin titanium stylet with a diameter of 600 m. When a force is applied to the center of the flower-like structure (Fig. 1) the electrode folds onto itself as it is pushed through the cannula. The assembled device (Fig. 3) is then implanted into the brain using a stereotactic frame. Once in the right position, the electrode is pushed through the cannula using the titanium stylet. The thin PI bridging structures that connect the electrode-contacts force the electrode to unfold, creating contact with the cavity wall. Fig. 1. Flower shaped electrode tip. Fig. 2. Connector, electrode (bottom), stylet and PEEK cannula (top). Fig. 3. Close-up view of the assembled device, ready for implantation.
3 Dries Kil et al. / Procedia Engineering 168 ( 2016 ) Materials Polyimide is chosen as the base material for the device because of its dielectric properties, mechanical flexibility and biocompatibility as described by B. Rubehn et al. [5]. PI is stable in a physiological environment and is non-toxic to the surrounding cells. The flexibility of PI significantly increases the mechanical compliance between the device and the soft biological tissue surrounding it. This prevents micromotions which often lead to inflammation and glial scarring. 4. Fabrication process The devices were made using a two-mask, three-layer lithographic process which is described below.
4 140 Dries Kil et al. / Procedia Engineering 168 ( 2016 ) (1) 4 silicon substrate (7) Lift-off (2) Sacrificial SiO 2 deposition (8) PI-2611 spin-coating (7 µm) (3) PI-2611 spin-coating (7 µm) (9) Metal mask deposition (Al) (4) Photoresist spin-coating (LOR10B / S1818) (10) Reactive Ion Etching of PI (5) Photoresist exposure and development (6) Pt sputtering (400 nm) Fig. 4. Electrode fabrication process. (11) Oxide strip in HF The microfabrication of the electrode is done on a 4 inch Si wafer substrate. A 400 nm thick sacrificial SiOx layer is grown on the substrate by wet thermal oxidation. In a second step a 7 µm thick PI layer (HD microsystems PI 2611) is spin-coated on top of the oxide layer. This first layer of PI is cured at 205 C (opposed to the 340 C proposed by the manufacturer) to create a layer with a higher reactivity to the second PI layer which is deposited in a later step. This improves the lifetime of the device with a factor of 7.5 as was proven by F. Ceyssens et al. [6] The 400 nm thick Pt conductors are deposited by sputter coating and patterned using a lift-off method based on a double layer of LOR10B and S1818 photoresist with a subsequent release step in NMP (n-methyl-2- pyrrolidone) at room temperature. Afterwards a second layer of PI is deposited and fully cured at 340 C. The structures are then patterned by Reactive Ion Etching (RIE) using an aluminium hard mask. In a final step the wafer is soaked in a 5% HF solution which removes the Al hard mask and underetches the sacrificial SiOx layer. After 1 hour of etching the adhesion between the PI electrode and the carrier wafer is reduced and the electrodes can be peeled off using tweezers.
5 Dries Kil et al. / Procedia Engineering 168 ( 2016 ) In vivo experiment To assess if the designed electrode lives up to the requirements, an in vivo experiment is carried out on a rat model. Thalamic lesions are created electrolytically and visualized using Magnetic Resonance Imaging (MRI). After the size and location of the cavity is determined the electrode is implanted using the aforementioned procedure. To make sure that the electrodes are implanted correctly and unfold as expected, a CT-scan is taken to visualize the platinum conductors of the electrode. The conductors are purposely sputtered quite thick (400 nm) so they can be Fig. 5. MRI-scan (axial plane). Fig. 6. CT-scan (axial plane). Fig. 7. Post-surgery image showing the implanted electrode. easily visualized on the aforementioned scan. The MRI-scan clearly shows the presence of the created cavity in the brain of the rat. As can be deduced from Fig. 5 the cavity has a diameter of approximately 2 mm. The post-implantation CT-scan (Fig. 6) shows that the interelectrode distance is approximately 2 mm, which coincides with the calculated diameter of the cavity. This confirms that the electrode unfolded correctly and is in close contact with the side walls. 6. Conclusion We demonstrated the design and fabrication of a foldable microelectrode suitable for 3D stimulation of deep brain cavities using microfabrication tools. An in-vivo experiment confirmed that the electrode unfolds correctly and can be used for future stimulation experiments. Acknowledgements The research leading to these results has received funding from the European Research Council under the European Union's Seventh Framework Programme (FP7/ ) / ERC grant agreement n , and the KU Leuven IDO program, project on electrical brain stimulation IDO/12/024. References [1] G. Schott, From thalamic syndrome to central poststroke pain, J. Neurol. Neurosurg. Psychiatry 61 (1996), [2] J Kalita, A Vajpayee, Comparison of rednisolone with piroxicam in complex regional pain syndrome following stroke: a randomized controlled trial. QJM 99 (2006), [3] A.C. Sutton et al., Deep brain stimulation of the substantia nigra pars reticulata improves forelimb akinesia in the hemiparkinsonian rat. J. Neurophysiol. 109 (2013), [4] H. Klit, N.B. Finnerup, T.S. Jensen, Central post-stroke pain: clinical characteristics, pathophysiology, and management, Lancet Neurol. 9 (2009),
6 142 Dries Kil et al. / Procedia Engineering 168 ( 2016 ) [5] B. Rubehn, T. Stieglitz, In vitro evaluation of the long-term stability of polyimide as a material for neural implants, Biomaterials 31 (2010), [6] F. Ceyssens, B. Puers, Insulation lifetime improvement of polyimide thin film neural implants. J. Neural. Eng. (2015) 12,
Available online at ScienceDirect. Procedia Engineering 168 (2016 ) th Eurosensors Conference, EUROSENSORS 2016
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 168 (2016 ) 1122 1126 30th Eurosensors Conference, EUROSENSORS 2016 In-situ growth of platinum with hierarchical porosity for
More informationToday s Class. Materials for MEMS
Lecture 2: VLSI-based Fabrication for MEMS: Fundamentals Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, Recap: Last Class What is
More informationAvailable online at ScienceDirect. Procedia Engineering 120 (2015 ) EUROSENSORS 2015
Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 120 (2015 ) 355 359 EUROSENSORS 2015 Fabrication of nanostructured platinum with multilevel porosity for low impedance biomedical
More informationmicro resist technology
Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 1400 ma-n 1400 is a negative tone photoresist series designed for the use in microelectronics and microsystems. The resists are
More information5.8 Diaphragm Uniaxial Optical Accelerometer
5.8 Diaphragm Uniaxial Optical Accelerometer Optical accelerometers are based on the BESOI (Bond and Etch back Silicon On Insulator) wafers, supplied by Shin-Etsu with (100) orientation, 4 diameter and
More informationLecture 10: MultiUser MEMS Process (MUMPS)
MEMS: Fabrication Lecture 10: MultiUser MEMS Process (MUMPS) Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, 1 Recap Various VLSI based
More informationSchematic creation of MOS field effect transistor.
Schematic creation of MOS field effect transistor. Gate electrode Drain electrode Source electrode Gate oxide Gate length Page 1 Step 0 The positively doped silicon wafer is first coated with an insulating
More informationImportant note To cite this publication, please use the final published version (if applicable). Please check the document version above.
Delft University of Technology Intravascular Ultrasound at the Tip of a Guidewire Concept and First Assembly Steps Stoute, Ronald; Louwerse, Marcus; Henneken, VA; Dekker, Ronald DOI 10.1016/j.proeng.2016.11.461
More informationA Functional Micro-Solid Oxide Fuel Cell with. Nanometer Freestanding Electrolyte
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry A. This journal is The Royal Society of Chemistry 2017 SUPPLEMENTARY INFORMATION A Functional Micro-Solid Oxide Fuel Cell with
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationProcedia Chemistry 1 (2009) Proceedings of the Eurosensors XXIII conference
Procedia Chemistry 1 (2009) 609 613 Procedia Chemistry www.elsevier.com/locate/procedia Proceedings of the Eurosensors XXIII conference Thermal Characterization of Polycrystalline CVD Diamond Thin Films
More informationWireless implantable chip with integrated Nitinol-based pump for radio-controlled local drug delivery
Electronic Supplementary Material (ESI) for Lab on a Chip. This journal is The Royal Society of Chemistry 2014 Electronic Supplementary Information Wireless implantable chip with integrated Nitinol-based
More informationPHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam
PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process
More informationChapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding
Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor
More informationProceedings Demonstration of Intracortical Chronic Recording and Acute Microstimulation Using Novel Floating Neural Probes
Proceedings Demonstration of Intracortical Chronic Recording and Acute Microstimulation Using Novel Floating Neural Probes Andreas Schander 1, *, Heiko Stemmann 2, Andreas K. Kreiter 2 and Walter Lang
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More information4/10/2012. Introduction to Microfabrication. Fabrication
Introduction to Microfabrication Fabrication 1 MEMS Fabrication Flow Basic Process Flow in Micromachining Nadim Maluf, An introduction to Microelectromechanical Systems Engineering 2 Thin Film Deposition
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing
ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior
More informationGaetano L Episcopo. Introduction to MEMS
Gaetano L Episcopo Introduction to MEMS What are MEMS? Micro Electro Mechanichal Systems MEMS are integrated devices, or systems of devices, with microscopic parts, such as: Mechanical Parts Electrical
More informationFully-integrated, Bezel-less Transistor Arrays Using Reversibly Foldable Interconnects and Stretchable Origami Substrates
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2016 Fully-integrated, Bezel-less Transistor Arrays Using Reversibly Foldable Interconnects and Stretchable
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationSupporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis
Supporting Information: Model Based Design of a Microfluidic Mixer Driven by Induced Charge Electroosmosis Cindy K. Harnett, Yehya M. Senousy, Katherine A. Dunphy-Guzman #, Jeremy Templeton * and Michael
More informationEmbedding of Active Components in LCP for Implantable Medical Devices
44 th IMAPS New England Symposium 2017 Embedding of Active Components in LCP for Implantable Medical Devices Dr. Eckardt Bihler and Dr. Marc Hauer, Dyconex AG Susan Bagen, PE, Micro Systems Technologies,
More informationUV15: For Fabrication of Polymer Optical Waveguides
CASE STUDY UV15: For Fabrication of Polymer Optical Waveguides Master Bond Inc. 154 Hobart Street, Hackensack, NJ 07601 USA Phone +1.201.343.8983 Fax +1.201.343.2132 main@masterbond.com CASE STUDY UV15:
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationThis Appendix discusses the main IC fabrication processes.
IC Fabrication B B.1 Introduction This Appendix discusses the main IC fabrication processes. B.2 NMOS fabrication NMOS transistors are formed in a p-type substrate. The NMOS fabrication process requires
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationManufacturing Technologies for MEMS and SMART SENSORS
4 Manufacturing Technologies for MEMS and SMART SENSORS Dr. H. K. Verma Distinguished Professor (EEE) Sharda University, Greater Noida (Formerly: Deputy Director and Professor of Instrumentation Indian
More informationMikrosensorer. Microfabrication 1
Mikrosensorer Microfabrication 1 Literature Introductory MEMS Fabrication and Applications Thomas M. Adams and Richard A. Layton Available as ebook on http://www.lub.lu.se/en/search/lubsearch.html This
More informationHigh Aspect Ratio Silicon Wire Array Photoelectrochemical Cells
S1 Supporting Information High Aspect Ratio Silicon Wire Array Photoelectrochemical Cells James R. Maiolo III, Brendan M. Kayes, Michael A. Filler, Morgan C. Putnam, Michael D. Kelzenberg, Harry A. Atwater*,
More informationThin. Smooth. Diamond.
UNCD Wafers Thin. Smooth. Diamond. UNCD Wafers - A Family of Diamond Material UNCD is Advanced Diamond Technologies (ADT) brand name for a family of thin fi lm diamond products. UNCD Aqua The Aqua series
More informationProceedings Post Fabrication Processing of Foundry MEMS Structures Exhibiting Large, Out-of-Plane Deflections
Proceedings Post Fabrication Processing of Foundry MEMS Structures Exhibiting Large, Out-of-Plane Deflections LaVern Starman 1, *, John Walton 1, Harris Hall 1 and Robert Lake 2 1 Sensors Directorate,
More informationThin. Smooth. Diamond.
UNCD Wafers Thin. Smooth. Diamond. UNCD Wafers - A Family of Diamond Material UNCD is Advanced Diamond Technologies (ADT) brand name for a family of thin fi lm diamond products. UNCD Aqua The Aqua series
More informationFraunhofer-Institute for Biomedical Engineering, Sankt Ingbert, Germany
Investigations on Explanted Micromachined Nerve Electrodes Martin Schuettler*, Klaus Peter Koch, Thomas Stieglitz Fraunhofer-Institute for Biomedical Engineering, Sankt Ingbert, Germany Introduction Micromachining
More informationCS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing
CS/ECE 5710/6710 CMOS Processing Addison-Wesley N-type Transistor D G +Vgs + Vds S N-type from the top i electrons - Diffusion Mask Mask for just the diffused regions Top view shows patterns that make
More informationEE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing
3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated
More informationSurface micromachining and Process flow part 1
Surface micromachining and Process flow part 1 Identify the basic steps of a generic surface micromachining process Identify the critical requirements needed to create a MEMS using surface micromachining
More informationmicro resist technology
Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 2400 ma-n 2400 is a negative tone photoresist series designed for the use in micro- and nanoelectronics. The resists are available
More informationMicromachined NH3 Gas Sensor with ppb-level Sensitivity Based on WO3 Nanoparticles Thinfilm
Micromachined NH3 Gas Sensor with ppb-level Sensitivity Based on WO3 Nanoparticles Thinfilm Author Dao, Dzung Viet, Shibuya, Kyoji, Tung, Bui Thanh, Sugiyama, Susumu Published 2011 Conference Title Proc.
More informationIntroduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design
Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each
More informationMicroelectronic Device Instructional Laboratory. Table of Contents
Introduction Process Overview Microelectronic Device Instructional Laboratory Introduction Description Flowchart MOSFET Development Process Description Process Steps Cleaning Solvent Cleaning Photo Lithography
More informationProcessing guidelines. Negative Tone Photoresist Series ma-n 2400
Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 2400 ma-n 2400 is a negative tone photoresist series designed for the use in micro- and nanoelectronics. The resists are available
More informationLecture #18 Fabrication OUTLINE
Transistors on a Chip Lecture #18 Fabrication OUTLINE IC Fabrication Technology Introduction the task at hand Doping Oxidation Thin-film deposition Lithography Etch Lithography trends Plasma processing
More informationSurface Micromachining of Uncooled Infrared Imaging Array Using Anisotropic Conductive Film
Surface Micromachining of Uncooled Infrared Imaging Array Using Anisotropic Conductive Film Weiguo Liu, Lingling Sun, Weiguang Zhu, Ooi Kiang Tan Microelectronics Center, School of Electrical and Electronic
More informationFABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES. Jack W. Judy and Richard S. Muller
FABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES Jack W. Judy and Richard S. Muller Berkeley Sensor & Actuator Center (BSAC) Department of EECS, University of California, Berkeley,
More informationLecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
More informationNANOMETER AND HIGH ASPECT RATIO PATTERNING BY ELECTRON BEAM LITHOGRAPHY USING A SIMPLE DUV NEGATIVE TONE RESIST
NANOMETER AND HIGH ASPECT RATIO PATTERNING BY ELECTRON BEAM LITHOGRAPHY USING A SIMPLE DUV NEGATIVE TONE RESIST H. Elsner and H.-G. Meyer Institute for Physical High Technology (IPHT), Dept. of Cryoelectronics,
More information6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)
6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term 2007 By Brian Taff (Adapted from work by Feras Eid) Solution to Problem Set 2 (16 pts) Issued: Lecture 4 Due: Lecture
More informationRegents of the University of California 1
Electroplating: Metal MEMS Nickel Surface-Micromachining Process Flow Photoresist Wafer Release Etchant Use electroplating to obtain metal μstructures When thick: call it LIGA Pros: fast low temp deposition,
More informationChemical Vapor Deposition
Chemical Vapor Deposition ESS4810 Lecture Fall 2010 Introduction Chemical vapor deposition (CVD) forms thin films on the surface of a substrate by thermal decomposition and/or reaction of gas compounds
More informationMostafa Soliman, Ph.D. May 5 th 2014
Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. 1 Basic MEMS Processes Front-End Processes Back-End Processes 2 Mostafa Soliman, Ph.D. Wafers Deposition Lithography Etch Chips 1- Si Substrate
More informationThomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer
Thomas M. Adams Richard A. Layton Introductory MEMS Fabrication and Applications Springer Contents Preface xiü Part I Fabrication Chapter 1: Introduction 3 1.1 What are MEMS? 3 1.2 Why MEMS? 4 1.2.1. Low
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More informationMEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts
MEMS Fabrication Beyond Integrated Circuits MEMS Basic Concepts Uses integrated circuit fabrication techniques to make mechanical as well as electrical components on a single chip. Small size 1µm 1mm Typically
More informationLithography Independent Fabrication of Nano-MOS-Transistors with W = 25 nm and L = 25 nm
Lithography Independent Fabrication of Nano-MOS-Transistors with W = 25 nm and L = 25 nm J. T. Horstmann John_Horstmann@ieee.org C. Horst Christian.Horst@udo.edu K. F. Goser goser@ieee.org Abstract The
More informationAnirban Som
Anirban Som 08-02-14 Introduction Few electronic conductors are both stretchable and transparent. The existing stretchable and transparent electrodes, such as graphene sheets, carbon nanotube films and
More informationEE 143 CMOS Process Flow
EE 143 CMOS rocess Flow CT 84 D D G Sub G Sub S S G D S G D S + + + + - MOS Substrate Well - MOS Substrate EE 143 CMOS rocess Flow CT 85 hotoresist Si 3 4 SiO 2 Substrate selection: moderately high resistivity,
More informationFabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB
Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon
More informationMicrofabrication of Integrated Circuits
Microfabrication of Integrated Circuits OUTLINE History Basic Processes Implant; Oxidation; Photolithography; Masks Layout and Process Flow Device Cross Section Evolution Lecture 38, 12/05/05 Reading This
More informationPhysical Vapor Deposition (PVD) Zheng Yang
Physical Vapor Deposition (PVD) Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide
More informationSilver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon
Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion
More informationSurface Passivation Process Study with Polyimide for High Voltage IGBT
5th International Conference on Mechatronics, Materials, Chemistry and Computer Engineering (ICMMCCE 2017) Surface Passivation Process Study with Polyimide for High Voltage IGBT Guoqing Leng1,a), LI Li1,
More informationIsolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
More informationCost Effective 3D Glass Microfabrication for Advanced Packaging Applications
Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications Authors: Jeb. H Flemming, Kevin Dunn, James Gouker, Carrie Schmidt, Roger Cook ABSTRACT Historically, while glasses have many
More informationKGC SCIENTIFIC Making of a Chip
KGC SCIENTIFIC www.kgcscientific.com Making of a Chip FROM THE SAND TO THE PACKAGE, A DIAGRAM TO UNDERSTAND HOW CPU IS MADE? Sand CPU CHAIN ANALYSIS OF SEMICONDUCTOR Material for manufacturing process
More informationComplexity of IC Metallization. Early 21 st Century IC Technology
EECS 42 Introduction to Digital Electronics Lecture # 25 Microfabrication Handout of This Lecture. Today: how are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other
More informationCMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook
CMOS Fabrication Dr. Bassam Jamil Adopted from slides of the textbook CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different
More informationGraduate Student Presentations
Graduate Student Presentations Dang, Huong Chip packaging March 27 Call, Nathan Thin film transistors/ liquid crystal displays April 4 Feldman, Ari Optical computing April 11 Guerassio, Ian Self-assembly
More informationJournal of Advanced Mechanical Design, Systems, and Manufacturing
Fabrication of the X-Ray Mask using the Silicon Dry Etching * Hiroshi TSUJII**, Kazuma SHIMADA**, Makoto TANAKA**, Wataru YASHIRO***, Daiji NODA** and Tadashi HATTORI** **Laboratory of Advanced Science
More informationWelcome MNT Conference 1 Albuquerque, NM - May 2010
Welcome MNT Conference 1 Albuquerque, NM - May 2010 Introduction to Design Outline What is MEMs Design General Considerations Application Packaging Process Flow What s available Sandia SUMMiT Overview
More informationEE 434 Lecture 9. IC Fabrication Technology
EE 434 Lecture 9 IC Fabrication Technology Quiz 7 The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 /, determine the resistance between nodes A and
More informationMaking of a Chip Illustrations
Making of a Chip Illustrations 22nm 3D/Trigate Transistors Version April 2015 1 The illustrations on the following foils are low resolution images that visually support the explanations of the individual
More informationME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing
ME 189 Microsystems Design and Manufacture Chapter 9 Micromanufacturing This chapter will offer an overview of the application of the various fabrication techniques described in Chapter 8 in the manufacturing
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion
EE 330 Lecture 8 IC Fabrication Technology Part II?? - Masking - Photolithography - Deposition - Etching - Diffusion Review from Last Time Technology Files Provide Information About Process Process Flow
More informationChapter 2 Capacitive Sensing Electrodes
Chapter 2 Capacitive Sensing Electrodes The capacitive sensing electrodes on the top of a CMOS chip serve as an interface between the microelectronic readout system and the biological/chemical analyte.
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects
EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type
More informationRegents of the University of California
Topography Issues Degradation of lithographic resolution PR step coverage, streaking Thickness differences pose problems for reduction steppers Direction of Spin PR PR PR Stringers Problematic when using
More informationExamples of dry etching and plasma deposition at Glasgow University
Examples of dry etching and plasma deposition at Glasgow University Glasgow has pioneered and established many novel research activities involving the development of new dry etch processes and dry etch
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More informationIntroduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials
Introduction to Micro/Nano Fabrication Techniques Date: 2015/05/22 Dr. Yi-Chung Tung Fabrication of Nanomaterials Top-Down Approach Begin with bulk materials that are reduced into nanoscale materials Ex:
More informationECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:
ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline: Fabrication of p-n junctions Contact Potential Things you should know when you leave Key Questions What are the necessary steps to fabricate
More informationAvailable online at ScienceDirect. Energy Procedia 55 (2014 )
Available online at www.sciencedirect.com ScienceDirect Energy Procedia 55 (2014 ) 342 347 4th International Conference on Silicon Photovoltaics, SiliconPV 2014 Aluminium foil and cold spray copper technology
More informationProcessing guidelines. Negative Tone Photoresists mr-ebl 6000
Characteristics Processing guidelines Negative Tone Photoresists mr-ebl 6000 mr-ebl 6000 is a chemically amplified negative tone photoresist for the use in micro- and nanoelectronics. - Electron beam sensitive
More informationChapter 2 OVERVIEW OF MEMS
6 Chapter 2 OVERVIEW OF MEMS 2.1 MEMS and Microsystems The term MEMS is an abbreviation of microelectromechanical system. MEMS contains components ofsizes in 1 micrometer to 1 millimeter. The core element
More informationSupporting Information
Supporting Information Fast-Response, Sensitivitive and Low-Powered Chemosensors by Fusing Nanostructured Porous Thin Film and IDEs-Microheater Chip Zhengfei Dai,, Lei Xu,#,, Guotao Duan *,, Tie Li *,,
More informationDr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205
Email: dashp@nitrkl.ac.in Office: BM-406, Mob: 8895121141 Webpage: http://homepage.usask.ca/~prd822/ MB: 205 Nonmanufacturing In continuation from last class... 2 Top-Down methods Mechanical-energy methods
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2011
Lecture Outline EE C245 ME C218 Introduction to MEMS Design Fall 2011 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720
More informationPolymer-based Microfabrication
Polymer-based Microfabrication PDMS SU-8 PMMA Hydrogel 1 Soft Lithography Developed by Whitesides, et. al A set of techniques for microfabrication based on the use of lithography, soft substrate materials
More informationLow-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive
Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive Supplementary Information Channel fabrication Glass microchannels. A borosilicate glass wafer
More informationSilicon Manufacturing
Silicon Manufacturing Group Members Young Soon Song Nghia Nguyen Kei Wong Eyad Fanous Hanna Kim Steven Hsu th Fundamental Processing Steps 1.Silicon Manufacturing a) Czochralski method. b) Wafer Manufacturing
More informationRIE lag in diffractive optical element etching
Microelectronic Engineering 54 (2000) 315 322 www.elsevier.nl/ locate/ mee RIE lag in diffractive optical element etching Jyh-Hua Ting *, Jung-Chieh Su, Shyang Su a, b a,c a National Nano Device Laboratories,
More informationEtching Mask Properties of Diamond-Like Carbon Films
N. New Nawachi Diamond et al. and Frontier Carbon Technology 13 Vol. 15, No. 1 2005 MYU Tokyo NDFCT 470 Etching Mask Properties of Diamond-Like Carbon Films Norio Nawachi *, Akira Yamamoto, Takahiro Tsutsumoto
More informationconductor - gate insulator source gate n substrate conductor - gate insulator gate substrate n open switch closed switch however: closed however:
MOS Transistors Readings: Chapter 1 N-type drain conductor - gate insulator source gate drain source n p n substrate P-type drain conductor - gate insulator source drain gate source p p substrate n 42
More informationGeneral Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems
General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The
More informationPROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS
Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative
More informationAll fabrication was performed on Si wafers with 285 nm of thermally grown oxide to
Supporting Information: Substrate preparation and SLG growth: All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to aid in visual inspection of the graphene samples. Prior
More informationHigh Barrier Multi-Layer Parylene Coating
High Barrier Multi-Layer Parylene Coating Technology overview Surface Technolgy 2018 Company Profile Swiss company founded in 1979 Experts in Parylene coating technology Parylene Equipment Export rate
More informationMEMS II: January 23. Lab 1: Pop-up mirror - PolyMUMPS - Thermal actuators - Mirror CoventorWare
MEMS II: January 23 Lab 1: Pop-up mirror - PolyMUMPS - Thermal actuators - Mirror CoventorWare Microelectromechanical Systems (MEMS) Multi-User MEMS Processes (MUMPS) Example Design Anchor hole 2.0 0.5
More information