Wafer-to-Wafer Bonding and Packaging
|
|
- Candice Cain
- 6 years ago
- Views:
Transcription
1 Wafer-to-Wafer Bonding and Packaging Dr. Thara Srinivasan Lecture 25 Picture credit: Radant MEMS Reading Lecture Outline Senturia, S., Chapter 17, Packaging. Schmidt, M. A. Wafer-to-Wafer Bonding for Microstructure Formation, pp Tummala, R.R. Fundamentals of Microsystems Packaging, pp Today s Lecture MEMS Packaging: Why a Whole Lecture? Wafer Bonding Methods for MEMS Bonding Tools and Characterization Packaging: Die-Level, Wafer-Level 2
2 MEMS and the Package Packaging electronics Provide electrical interconnects, protect electronics Dice up wafer, assemble into ceramic/plastic package Single package, many chips Packaging MEMS Provide electrical (and other, i.e., fluidic, optical) interconnects, protect micromechanical elements, interface with outside environment Dicing cannot be done after release unless precautions taken Environment inside package important Package should not mechanically stress MEMS Single chip, many packages Packaging, test and calibration important to MEMS design 3 Die Level Current MEMS Packages Wafer Level Cronos Relay Die level release and ceramic package Motorola Accelerometer Bosch Gyroscope Wafer bonded package with glass frit seal and lateral feedthroughs (sealed MEMS is then placed into ceramic package) CMOS region MEMS region Wafer bonded package with glass frit seal and lateral feedthroughs BSAC/Sandia Partial Hexsil cap assembled onto Sandia imems chip using wafer-to-wafer transfer4
3 Lecture Outline MEMS Packaging Wafer Bonding Methods for MEMS Bonding tools and characterization Packaging: die-level, wafer-level 5 Wafer Bonding in MEMS Wafer-level packaging MEMS device construction Sealed structures, i.e., pressure sensors and fluidic channels Multiwafer structures, i.e., µtas, microturbines, optical devices, inkjet print heads Motorola pressure sensor Jensen group, MIT MIT microturbine 6
4 Sealed Structures Microfluidic channel structures Pressure sensors and valves Caliper Technologies Redwood Microsystems MEMS valve 7 Wafer Bonding Methods Surface bonding Metallic layer bonding Insulating layer bonding 8
5 Fusion Bonding Two ultra-smooth (<10 Å roughness) wafers are bonded without adhesives or applied external forces Technique Surface preparation: O 2 plasma, hydration, or HF dip Room temperature contacting leads to hydrogen bonding, van der Waals forces Annealing at C brings bond to full strength Low temperature fusion bonding also possible using Ziptronix surface preparation Mechanism Hydrophilic ~ Si O Si Hydrophobic ~ Si Si Ziptronix 9 Anodic Bonding Bonds an electron conducting material, Si, to an ion conducting material, e.g. sodium glass (Pyrex) Technique Voltage applied ~ V Elevated temperature ~ C Positive ions in glass migrate, creating depletion layer near Si surface; voltage drop creates large E-field pulling surfaces into contact Pro and con CTE mismatch concerns + Hermetic sealing 10
6 Anodic Bonding 1. after 5 sec 2. after 20 sec Only center bond pin active All bond pins active 3. after 2,5 min 4. after 8 min ø100 mm, Pyrex µm, 430 C, 800 V, N mbar Bond front spreads Bond 98% completed 11 Metal Layer Bonding Pattern seal rings and bond pads photolithographically Eutectic bonding Uses eutectic point in metal-si phase diagrams to form silicides Au and Si have eutectic point at 363 C + Low-T process, can bond slightly rough surfaces Au contamination of CMOS Solder bonding PbSn (183 C), AuSn (280 C) + Lower-T process, can bond really rough surfaces Thermocompression Commonly done with electroplated Au, other soft metals T ~ room temperature to 300 C P ~ 1-2 MPa + Lowest-T process, can bond rough surfaces, topography 12
7 Thermocompression Bonding Transfer of hexsil actuator onto CMOS wafer Angad Singh, et al., Transducers Bonding with Insulating Layers Adhesives, i.e. epoxies, BCB Screen Glass Paste Cap Wafer Glass frit bonding Stencil or screen printed glass paste C: glass flows Hermetic Wide sealing layer required (500 µm) Cap Wafer Device Wafer P: 1000 mbar Glass Frit Frame Device T: 425 C 14
8 Glass Frit Bonding Packaged switch by Radant MEMS Suss MicroTEC 15 Wafer Bonding Methods Techniques Advantages Drawbacks Surface bonding Hermetic Flat surface required Anodic strong bond high-voltage Fusion (Direct) strong bond high temp Surface-activated varies varies Metallic interlayer Hermetic Non-flat surface ok Specific metals required Eutectic strong bond flat surface req d Thermocompression non-flat surface ok high force Solder self-aligning solder flow possible Insulating interlayer Non-flat surface ok Varies Glass frit Adhesive hermetic common in MEMS versatile large area medium-hi temp non-hermetic 16
9 Lecture Outline MEMS Packaging Wafer Bonding Methods for MEMS Bonding Tools and Characterization Packaging: Die-Level, Wafer-Level 17 Bonding Tool Suss SB 6e Bonder 18
10 Wafer Bonding Considerations Topography: planar or textured? Material: insulating or conducting? Hermeticity required? Maximum temperature or force allowed? Biocompatibility? 19 Bond Characterization Nondestructive Visual inspection Imaging ~ IR transmission, ultrasonic, X-ray topography X-ray Destructive Cross-sectional analysis using SEM or TEM Defect etching a cross-sectioned sample Bond strength measurement techniques Pressure burst test Tensile-shear test Knife-edge test Acoustic IR 20
11 Lecture Outline MEMS Packaging Wafer Bonding Methods for MEMS Bonding Tools and Characterization Packaging: Die-Level, Wafer-Level 21 Issues Specific to MEMS Packaging MEMS are micromechanical structures Damaged during dicing step? Package environment important: hermeticity required? Considerations Bonding method Stack thickness Mechanical stress of package Coefficient of thermal expansion mismatch Thermal management Electrical feedthrough method 22
12 Packaging Approaches Die-level vs. wafer level 23 Die Level Packaging Conventionally, MEMS have been diced, then released to protect them from the sawing process. But die-level release is expensive and slow Die are then packaged in ceramic cavity packages. Ceramic packages are large and expensive Cronos Relay Fabricate Singulate Release Package Ceramic Cavity Package 24
13 Dicing After Release? Analog Devices upside-down-saw process Texas Instruments fabrication and packaging for DMD chip 25 Wafer Level Packaging Alternately, do the MEMS release at the wafer level Release seal dice Wafer level packaging must follow the wafer level release, to avoid damaging the MEMS. Much smaller packages are possible. Fabricate Release Wafer bond Singulate Chip Scale Package (CSP) 26
14 Wafer-level packaged MEMS Clarisay surface acoustic wave filters Packaged gyroscope by IMEC, Bosch and STS Packaged switch by Radant MEMS 27 Wafer-Level MEMS Package Types Bulk wafer caps Current Industry standard Micro-assembled hexsil caps Berkeley In situ caps Toyota Berkeley 28
15 Bulk Wafer Caps Industry standard, examples: Motorola accelerometers Bosch gyroscopes Clarisay SAW filter Radant MEMS switch Pros and cons + Robust + Hermetic + Wafer-level Large on-chip area required for seal ring 29 Micro-Assembled Caps Fabricate microcaps on donor wafer Transfer microcaps to target wafer by wafer bonding and separation Thin seal ring requires little real estate (~1% of bulk cap) Potentially much less expensive than wafer-bonded caps M. Cohn PhD, J. Heck PhD, Howe group Align Bond Separate 30
16 Micro-Assembled Cap Fabrication The hexsil process makes honeycomb type, high-aspectratio structures from thin film deposition Recess etch Deep trench etch Electroplate gold bumps & seal ring Deposit & pattern sacrificial, structural layers Release etch Thermocompression-bond to target wafer 31 Microcap Assembly CMOS region MEMS region Several hexsil caps assembled onto bare gold die Partial Hexsil cap assembled onto Sandia imems chip Heck PhD, Howe group, Sandia Labs 32
17 In Situ Sealing Seal MEMS devices on wafer scale postrelease Microshells fabricated over MEMS Release etch frees MEMS through access holes Access holes are sealed using film deposition, possibly at low pressure + Simplifies packaging process Adds development to fabrication process T. Corman et al. shell MEMS Lebouitz et al., BSAC Toyota 33 Hermeticity Hermetic package has internal cavity with acceptable level of gas-tightness Metals, glasses, semiconductors are considered hermetic materials; plastic seals are not Getters (certain metal alloys) can absorb and react with gases in package to keep pressure low T. Corman et al 34
18 Wafer Level Package Interconnects Through-silicon vias + Small area required + True chip scale package (BGA-ready) Expensive processing cap wafer 35 Wafer Level Package Interconnects Lateral surface feedthroughs + Simplest fabrication Larger on-chip area required Not a true chip scale package (substrate required) Wire bonding required wafer T. Corman 36
19 Wafer Level Package Interconnects Hybrid approach, e.g., Shellcase T contact, ChipScale Feedthroughs on MEMS wafer are contacted by sawing through wafer backside + Small area required + True chip scale package (BGAready) Shellcase proprietary Top cover wafer MEMS wafer Contact pad on the die External lead ChipScale Top cover wafer MEMS wafer Bottom cover wafer Shellcase 37 Packaging Testing and Failure Failure mechanisms Delamination, e.g. due to temperature cycling Environmental exposure and loss of hermeticity Testing hermeticity Helium leak detection Radioisotope method IR method 38
20 Packaging for Fluidics In addition to electronic interfaces Fluidic interface for sample introduction Optical interface for detection Implantable devices Biocompatibility Don t shock the patient Cepheid 39
PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam
PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process
More informationMetal bonding. Aida Khayyami, Kirill Isakov, Maria Grigoreva Miika Soikkeli, Sample Inkinen
Metal bonding Aida Khayyami, Kirill Isakov, Maria Grigoreva Miika Soikkeli, Sample Inkinen Timing (delete before presentation) Introduction (Outline, available bonding techniques, evaluation of metal bondings)-3
More informationFabrication Technology, Part II
EEL5225: Principles of MEMS Transducers (Fall 2003) Fabrication Technology, Part II Agenda: Process Examples TI Micromirror fabrication process SCREAM CMOS-MEMS processes Wafer Bonding LIGA Reading: Senturia,
More informationFraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER
Fraunhofer ENAS - Current results and future approaches in Wafer-level-packaging FRANK ROSCHER Fraunhofer ENAS Chemnitz System Packaging Page 1 System Packaging Outline: Wafer level packaging for MEMS
More informationTSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development
TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding
More informationPreface Preface to First Edition
Contents Foreword Preface Preface to First Edition xiii xv xix CHAPTER 1 MEMS: A Technology from Lilliput 1 The Promise of Technology 1 What Are MEMS or MST? 2 What Is Micromachining? 3 Applications and
More informationChapter 2 Manufacturing Process
Digital Integrated Circuits A Design Perspective Chapter 2 Manufacturing Process 1 CMOS Process 2 CMOS Process (n-well) Both NMOS and PMOS must be built in the same silicon material. PMOS in n-well NMOS
More informationGeneral Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems
General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The
More informationSuss MicroTec. Wafer Bonding Process Manual. Suss MicroTec Applications Group
Suss MicroTec Wafer Bonding Process Manual Suss MicroTec Applications Group CONTENTS CONTENTS 1 Introduction 2 Overview 3 Anodic Bonding 3.1 Typical process sequence 3.1.1 Pre-bond cleaning/preparation
More informationDevelopments in low-temperature metal-based packaging
Developments in low-temperature metal-based packaging 2011. 12.14 Jiyoung Chang and Liwei Lin Ph.D. Candidate, Department of Mechanical Engineering University of California at Berkeley 1 1 Contents Project
More informationTrends in Device Encapsulation and Wafer Bonding
Trends in Device Encapsulation and Wafer Bonding Roland Weinhäupl, Sales Manager, EV Group Outline Introduction Vacuum Encapsulation Metal Bonding Overview Conclusion Quick Introduction to EV Group st
More informationAML. AML- Technical Benefits. 4 Sept Wafer Bonding Machines & Services MEMS, IC, III-Vs.
AML AML- Technical Benefits 4 Sept 2012 www.aml.co.uk AML In-situ Aligner Wafer Bonders Wafer bonding capabilities:- Anodic Bonding Si-Glass Direct Bonding e.g. Si-Si Glass Frit Bonding Eutectic Bonding
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationWafer Bonding Technology FOR VACUUM PACKAGING USING GOLD- SILICON EUTECTIC
Wafer Bonding Technology FOR VACUUM PACKAGING USING GOLD- SILICON EUTECTIC Yuhai Mei J.S. Mitchell G. Roientan Lahiji 1 and Khalil Najafi Center for Wireless Integrated Microsystems, The University of
More informationII. A. Basic Concept of Package.
Wafer Level Package for Image Sensor Module Won Kyu Jeung, Chang Hyun Lim, Jingli Yuan, Seung Wook Park Samsung Electro-Mechanics Co., LTD 314, Maetan3-Dong, Yeongtong-Gu, Suwon, Gyunggi-Do, Korea 440-743
More informationL5: Micromachining processes 1/7 01/22/02
97.577 L5: Micromachining processes 1/7 01/22/02 5: Micromachining technology Top-down approaches to building large (relative to an atom or even a transistor) structures. 5.1 Bulk Micromachining A bulk
More information3D technologies for integration of MEMS
3D technologies for integration of MEMS, Fraunhofer Institute for Electronic Nano Systems Folie 1 Outlook Introduction 3D Processes Process integration Characterization Sample Applications Conclusion Folie
More informationSurface micromachining and Process flow part 1
Surface micromachining and Process flow part 1 Identify the basic steps of a generic surface micromachining process Identify the critical requirements needed to create a MEMS using surface micromachining
More informationLecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made
EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie CMOS MEMS Agenda: Lecture 7 CMOS MEMS: Fabrication Pre-CMOS Intra-CMOS Post-CMOS Deposition Etching Why CMOS-MEMS? Smart on-chip CMOS circuitry
More informationWafer Scale Packaging of MEMS by Using Plasma-Activated Wafer Bonding
PUBLICATION B Wafer Scale Packaging of MEMS by Using Plasma-Activated Wafer Bonding Journal of The Electrochemical Society, Vol. 153, No. 1, (2006), pp. G78 G82. Reprinted by permission of ECS The Electrochemical
More informationA GENERIC SURFACE MICROMACHINING MODULE FOR MEMS HERMETIC PACKAGING AT TEMPERATURES BELOW 200 C
Stresa, Italy, 26-28 April 2006 A GENERIC SURFACE MICROMACHINING MODULE FOR MEMS HERMETIC PACKAGING AT TEMPERATURES BELOW 200 C R. Hellín Rico 1, 2, J-P. Celis 2, K. Baert 1, C. Van Hoof 1 and A. Witvrouw
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationPostprint.
http://www.diva-portal.org Postprint This is the accepted version of a paper presented at 19th International Conference on Solid- State Sensors, Actuators and Microsystems, TRANSDUCERS 2017, 18 June 2017
More informationEnabling Technology in Thin Wafer Dicing
Enabling Technology in Thin Wafer Dicing Jeroen van Borkulo, Rogier Evertsen, Rene Hendriks, ALSI, platinawerf 2G, 6641TL Beuningen Netherlands Abstract Driven by IC packaging and performance requirements,
More informationSiTime University Turbo Webinar Series
SiTime University Turbo Webinar Series Silicon MEMS vs. Quartz Supply Chain August 19-20, 2013 Agenda Benefits of a solid supply chain How are quartz timing products built? How are MEMS oscillators produced?
More informationChapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding
Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor
More informationSilver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon
Chapter 5 Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon 5.1 Introduction In this chapter, we discuss a method of metallic bonding between two deposited silver layers. A diffusion
More informationCopyright 2008 Year IEEE. Reprinted from IEEE ECTC May 2008, Florida USA.. This material is posted here with permission of the IEEE.
Copyright 2008 Year IEEE. Reprinted from IEEE ECTC 2008. 27-30 May 2008, Florida USA.. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationBONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION. S. Sood and A. Wong
10.1149/1.2982882 The Electrochemical Society BONDING OF MULTIPLE WAFERS FOR HIGH THROUGHPUT LED PRODUCTION S. Sood and A. Wong Wafer Bonder Division, SUSS MicroTec Inc., 228 SUSS Drive, Waterbury Center,
More information3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction
3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction Gilbert Lecarpentier*, Jean-Stéphane Mottet* SET S.A.S. (Smart Equipment Technology), 131 Impasse Barteudet, 74490
More informationNOVEL BONDING TECHNOLOGIES FOR WAFER-LEVEL TRANSPARENT PACKAGING OF MOEMS. Herwig Kirchberger, Paul Lindner, Markus Wimplinger
Stresa, Italy, 25-27 April 2007 NOVEL BONDING TECHNOLOGIES FOR WAFER-LEVEL TRANSPARENT PACKAGING OF MOEMS Herwig Kirchberger, Paul Lindner, Markus Wimplinger EV Group, A-4782 St. Florian, DI Erich Thallner
More informationEV Group 300mm Wafer Bonding Technology July 16, 2008
EV Group 300mm Wafer Bonding Technology July 16, 2008 EV Group in a Nutshell st Our philosophy Our mission in serving next generation application in semiconductor technology Equipment supplier for the
More informationMEMS Devices. Fraunhofer Institute for Silicon Technology ISIT. Itzehoe, Germa. any
Examples of CMP Processess for the Manufacturing of MEMS Devices Gerfried Zwicke er Fraunhofer Institute for Silicon Technology ISIT Itzehoe, Germa any gerfried.zwicker@isit.fraunhofer.de Contents MEMS
More informationJOINT INDUSTRY STANDARD
JOINT INDUSTRY STANDARD AUGUST 1999 Semiconductor Design Standard for Flip Chip Applications ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Semiconductor Design Standard for Flip Chip Applications About
More information5. Packaging Technologies Trends
5. Packaging Technologies Trends Electronic products and microsystems continue to find new applications in personal, healthcare, home, automotive, environmental and security systems. Advancements in packaging
More informationPROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS
Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative
More informationIntel Pentium Processor W/MMX
Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2010
EE C245 ME C218 Introduction to MEMS Design Fall 2010 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture EE C245:
More informationMostafa Soliman, Ph.D. May 5 th 2014
Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. 1 Basic MEMS Processes Front-End Processes Back-End Processes 2 Mostafa Soliman, Ph.D. Wafers Deposition Lithography Etch Chips 1- Si Substrate
More informationPRESSURE INDICATING FILM CHARACTERIZATION OF PRESSURE DISTRIBUTION IN EUTECTIC AU/SN WAFER-TO-WAFER BONDING
PRESSURE INDICATING FILM CHARACTERIZATION OF PRESSURE DISTRIBUTION IN EUTECTIC AU/SN WAFER-TO-WAFER BONDING D. Spicer 1, K. Lai 1, K. Kornelsen 1, A. Brennan 1, N. Belov 2, M. Wang 2, T-K. Chou 3, J. Heck
More informationThe ABC s of CMP for DWB and SOI. Robert L. Rhoades, Ph.D. CAMP Conference Presentation August 9, 2010
The ABC s of CMP for DWB and SOI Robert L. Rhoades, Ph.D. CAMP Conference Presentation August 9, 2010 Outline Introduction Direct Wafer Bonding (DWB) Background CMP for DWB Silicon-On-Insulator (SOI) Background
More informationChallenges for Embedded Device Technologies for Package Level Integration
Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI
More informationBeam Leads. Spider bonding, a precursor of TAB with all-metal tape
Beam Leads The vast majority of chips are intended for connection with thermosonic bonds: all other methods require some modification to the wafer. As early as 1972, Jordan described three gang-bonding
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationElectrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer
Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer Li Zheng, Student Member, IEEE, and Muhannad S. Bakir, Senior Member, IEEE Georgia Institute of Technology Atlanta,
More informationAnalog Devices ADSP KS-160 SHARC Digital Signal Processor
Construction Analysis Analog Devices ADSP-21062-KS-160 SHARC Digital Signal Processor Report Number: SCA 9712-575 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,
More informationFundamentals of Sealing and Encapsulation
Fundamentals of Sealing and Encapsulation Sealing and Encapsulation Encapsulation and sealing are two of the major protecting functions of IC packaging. They are used to protect IC devices from adverse
More informationWaferlevel Vacuum Packaged Microscanners: A High Yield Fabrication Process for Mobile Applications
05-Oldsen V4 N2-af 20.08.09 12:00 Page 73 Waferlevel Vacuum Packaged Microscanners: A High Yield Fabrication Process for Mobile Applications Marten Oldsen, Ulrich Hofmann, Joachim Janes, Hans-Joachim Quenzer,
More informationThin Wafers Bonding & Processing
Thin Wafers Bonding & Processing A market perspective 2012 Why New Handling Technologies Consumer electronics is today a big driver for smaller, higher performing & lower cost device configurations. These
More informationFraunhofer IZM Berlin
Fraunhofer IZM Berlin Advanced Packaging for High Power LEDs Dr. Rafael Jordan SIIT Agenda Gluing Soldering Sintering Transient Liquid Phase Bonding/Soldering Thermo Compression Junction Temperature Measurements
More informationApplications of High-Performance MEMS Pressure Sensors Based on Dissolved Wafer Process
Applications of High-Performance MEMS Pressure Sensors Based on Dissolved Wafer Process Srinivas Tadigadapa and Sonbol Massoud-Ansari Integrated Sensing Systems (ISSYS) Inc., 387 Airport Industrial Drive,
More informationFraunhofer IZM Bump Bonding and Electronic Packaging
Fraunhofer IZM Bump Bonding and Electronic Packaging Fraunhofer Institute for Reliability and Microintegration (IZM) Gustav-Meyer-Allee 25 13355 Berlin Germany Dipl.-Ing. Thomas Fritzsch Contact: thomas.fritzsch@izm.fraunhofer.de
More informationFlexible Substrates for Smart Sensor Applications
Flexible Substrates for Smart Sensor Applications A novel approach that delivers miniaturized, hermetic, biostable and highly reliable smart sensor modules. AUTHORS Dr. Eckardt Bihler, Dr. Marc Hauer,
More informationLecture 10: MultiUser MEMS Process (MUMPS)
MEMS: Fabrication Lecture 10: MultiUser MEMS Process (MUMPS) Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, 1 Recap Various VLSI based
More informationNovel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices. Nahum Rapoport, Remtec, Inc.
Novel Technique for Flip Chip Packaging of High power Si, SiC and GaN Devices Nahum Rapoport, Remtec, Inc. 1 Background Electronic Products Designers: under pressure to decrease cost and size Semiconductor
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2011
Lecture Outline EE C245 ME C218 Introduction to MEMS Design Fall 2011 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720
More informationMotorola MC68360EM25VC Communication Controller
Construction Analysis EM25VC Communication Controller Report Number: SCA 9711-562 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:
More informationProcessor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System
Processor Performance, Packaging and Reliability Utilizing a Phase Change Metallic Alloy Thermal Interface System Chris G. Macris, Thomas R. Sanderson, Robert G. Ebel, Christopher B. Leyerle Enerdyne Solutions,
More informationCambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.
1 Introduction 1.1 Overview of MEMS fabrication Microelectromechanical systems (MEMS) fabrication developed out of the thin-film processes first used for semiconductor fabrication. To understand the unique
More informationPlasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate
Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Development of Sidewalls Passivating Films Sidewalls get inert species deposited on them with plasma etch Creates
More informationCu electroplating in advanced packaging
Cu electroplating in advanced packaging March 12 2019 Richard Hollman PhD Principal Process Engineer Internal Use Only Advancements in package technology The role of electroplating Examples: 4 challenging
More informationCMOS Manufacturing process. Design rule set
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
More informationDevelopment of a Fluxless Flip Chip Bonding Process for Optical Military Electronics
Development of a Fluxless Flip Chip Bonding Process for Optical Military Electronics Michael Girardi, Daric Laughlin, Philip Abel, Steve Goldammer, John Smoot NNSA s Kansas City Plant managed by Honeywell
More informationSURFACE MICROMACHINING
SURFACE MICROMACHINING Features are built up, layer by layer on the surface of a substrate. Surface micromachined devices are much smaller than bulk micromachined components. Nature of deposition process
More informationPackaging solution for GaN-on-200mm Si power devices
Edition June 2018 GaN power electronics Packaging solution for GaN-on-200mm Si power devices Imec and UTAC have developed a unique process for the wafer thinning and backside metallization of highly stressed
More informationChallenges of Fan-Out WLP and Solution Alternatives John Almiranez
Challenges of Fan-Out WLP and Solution Alternatives John Almiranez Advanced Packaging Business Development Asia Introduction to Fan-Out WLP Introduction World of mobile gadgetry continues to rapidly evolve
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationEE 434 Lecture 9. IC Fabrication Technology
EE 434 Lecture 9 IC Fabrication Technology Quiz 7 The layout of a film resistor with electrodes A and B is shown. If the sheet resistance of the film is 40 /, determine the resistance between nodes A and
More information9/4/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter II CMOS Manufacturing Process 1 Dual-Well Trench-Isolated CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 p-well poly n-well SiO 2 n+ p-epi p+ p+ 2 Schematic Layout
More informationGlass Wafer. Specification
Glass Wafer Specification Glass Wafer Specification SCHOTT Thin Glass and Wafer products are the result of deep technological expertise. With a product portfolio of more than 100 optical glasses, special
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects
EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationTutorial on Micro Electro Mechanical Systems (MEMS)
Tutorial on Micro Electro Mechanical Systems (MEMS) Bruce Kim Department of Electrical, 1 ! What is MEMS! Why MEMS! Applications! MEMS Fabrication! MEMS Packaging! Conclusion MEMS 2 WHAT IS MEMS! MEMS
More informationEE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
More informationPARASITIC EFFECTS REDUCTION FOR WAFER-LEVEL PACKAGING OF RF-MEMS
Stresa, Italy, 26-28 April 2006 J. Iannacci 1,2, J. Tian 1, S.M. Sinaga 1, R. Gaddi 2, A. Gnudi 2, and M. Bartek 1 1) HiTeC-DIMES, Delft University of Technology, Mekelweg 4, 2628 CD Delft, the Netherlands
More informationGold to gold thermosonic bonding Characterization of bonding parameters
Gold to gold thermosonic bonding Characterization of bonding parameters Thi Thuy Luu *1, Hoang-Vu Nguyen 1, Andreas Larsson 2, Nils Hoivik 1 and Knut E.Aasmundtveit 1 1: Institute of Micro and Nanosystems
More informationPlasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate
Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate Development of Sidewalls Passivating Films Sidewalls get inert species deposited on them with plasma etch Creates
More informationThe Development of a Novel Stacked Package: Package in Package
The Development of a Novel Stacked Package: Package in Package Abstract Stacked die Chip Scale Packages (CSPs) or Fine-pitch BGAs (FBGAs) have been readily adopted and integrated in many handheld products,
More informationiniaturization of medical devices thanks to flexible substrates ISO 9001 certified
iniaturization of medical devices thanks to flexible substrates 04-12-2012 Hightec MC Presentation 2 Medical industry is clearly and urgently in need of the development of advanced interconnection solutions
More informationLecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:
EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie SOI Micromachining Agenda: SOI Micromachining SOI MUMPs Multi-level structures Lecture 5 Silicon-on-Insulator Microstructures Single-crystal
More informationSolid State Sensors. Microfabrication 8/22/08 and 8/25/08
Solid State Sensors Microfabrication 8/22/08 and 8/25/08 Purpose of This Material To introduce the student to microfabrication techniques as used to fabricate MEMS Sensors Understand concepts not specifics
More informationAdvanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation
Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine
More informationMotorola MPA1016FN FPGA
Construction Analysis Motorola MPA1016FN FPGA Report Number: SCA 9711-561 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax: 602-515-9781
More informationEE C245 ME C218 Introduction to MEMS Design
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 10: Surface
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationRockwell R RF to IF Down Converter
Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation
More informationLecture 3: Integrated Processes
Lecture 3: Integrated Processes Single-Crystal Silicon Process Integration Polysilicon Micromachining Process Integrated CMOS Micromachining Process ENE 5400, Spring 2004 1 Single Crystal Silicon ENE 5400,
More informationOki M A-60J 16Mbit DRAM (EDO)
Construction Analysis Oki M5117805A-60J 16Mbit DRAM (EDO) Report Number: SCA 9707-545 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780
More informationSupporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis
Supporting Information: Model Based Design of a Microfluidic Mixer Driven by Induced Charge Electroosmosis Cindy K. Harnett, Yehya M. Senousy, Katherine A. Dunphy-Guzman #, Jeremy Templeton * and Michael
More informationGlass Wafer. Specification
Glass Wafer Specification Glass Wafer Specification SCHOTT Thin Glass and Wafer products are the result of deep technological expertise. With a product portfolio of more than 100 optical glasses, special
More informationNanoimprinting in Polymers and Applications in Cell Studies. Albert F. YEE Chemical Engineering & Materials Science UC Irvine
Nanoimprinting in Polymers and Applications in Cell Studies Albert F. YEE Chemical Engineering & Materials Science UC Irvine Presentation outline Motivation Reversal imprinting Soft inkpad imprinting on
More information1 Thin-film applications to microelectronic technology
1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.
More informationDEC SA-110S StrongARM 32-Bit Microprocessor
Construction Analysis DEC SA-110S StrongARM 32-Bit Microprocessor Report Number: SCA 9704-535 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:
More information21 rue La Nouë Bras de Fer Nantes - France Phone : +33 (0) website :
21 rue La Nouë Bras de Fer 44200 Nantes - France Phone : +33 (0) 240 180 916 - email : info@systemplus.fr - website : www.systemplus.fr November 2012- Version 2 Written by: Sylvain HALLEREAU DISCLAIMER
More informationMicron Semiconductor MT4LC16M4H9 64Mbit DRAM
Construction Analysis Micron Semiconductor MT4LC16M4H9 64Mbit DRAM Report Number: SCA 9705-539 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:
More informationDevelopment of Multi Chip Modules for Extreme Environments. Hyun Joong Lee
Development of Multi Chip Modules for Extreme Environments by Hyun Joong Lee A thesis submitted to the Graduate Faculty of Auburn University in partial fulfillment of the requirements for the Degree of
More information