MEMS prototyping using RF sputtered films
|
|
- Kenneth Lionel Hunter
- 6 years ago
- Views:
Transcription
1 Indian Journal of Pure & Applied Physics Vol. 45, April 2007, pp MEMS prototyping using RF sputtered films Sudhir Chandra, Vivekanand Bhatt, Ravindra Singh, Preeti Sharma & Prem Pal* Centre for Applied Research in Electronics, Indian Institute of Technology Delhi, Hauz-khas, New Delhi *Yonsei Microsystems Laboratory, Yonsei University, Seoul, South Korea Received 7 June 2006; accepted 7 February 2007 In the present work, the deposition and characterization of dielectric, piezoelectric, semiconductor and conductor films by RF diode / RF magnetron sputtering process for applications in MEMS fabrication have been reported. Thin films of silicon dioxide, silicon nitride, amorphous silicon, zinc oxide and lanthanum doped lead zirconate titanate (PLZT) were prepared by RF sputtering process and extensively characterized for their structural, optical, and electrical properties. Thin films of conducting materials which are commonly used in MEMS fabrication (Cr, Au, Ti, and Pt) were also prepared by the same process. A few applications of these films in MEMS are demonstrated. It has been concluded that RF sputtering can be advantageously used for rapid prototyping of MEMS and demonstrating new ideas especially by researchers who do not have access to a well-established MEMS foundry. Keywords: RF sputtering, Dielectric films, Piezoelectric films, Perfect convex corner, MEMS microstructures IPC Code: G01L 9/06, B81B7/02 1 Introduction Fabrication of silicon based sensors and actuators requires almost all the steps used in integrated circuit fabrication process. These include: oxidation, diffusion, photolithography, metal and dielectric film deposition, dry and wet etching etc. The integration of sensor/actuator with signal conditioning circuit on the same silicon chip results in a new class of devices commonly known as Micro-Electro-Mechanical- Systems (MEMS). Though the sensor/actuator fabrication requires almost the same materials, it is often a necessary requirement to first complete the IC chip fabrication, usually based on standard CMOS technology, followed by sensor /actuator fabrication steps. This approach enables optimization of sensor/actuator fabrication steps. Another important issue in MEMS fabrication is of compatibility with CMOS process line. The bulk micromachining process in MEMS fabrication sometimes uses anisotropic etchants such as KOH. Due to its adverse effect on MOS processing, the wafers are strictly prohibited to re-enter MOS fabrication area once these are exposed to KOH or other such chemicals. In many MEMS fabrication sequences, the deposition of materials such as SiO 2, Si 3 N 4 etc. is required after anisotropic etching and the CVD facility available in CMOS area cannot be used for such purpose. In addition, the CVD systems are very expensive and use toxic/corrosive gases such as silane, dichlorosilane etc. These factors restrict the prototyping of innovative ideas in MEMS, particularly to researchers who do not have access to elaborate wafer fabrication facilities. The present work is focused on demonstrating that low cost RF sputtering process can be advantageously used for a variety of applications for MEMS fabrication. In this work, we present RF sputter deposition and characterization of SiO 2, Si 3 N 4, ZnO, PLZT and amorphous silicon thin films for MEMS application. In addition, metallization layers of chrome, gold, titanium, and platinum have also been deposited by RF sputtering and used for sensors and actuators fabrication. Using sputtered silicon nitride as masking layer in LOCOS (LOCal Oxidation of Silicon) like process, a novel technique for realizing perfect convex corners in (100) Si using bulk micromachining has been demonstrated. Microstructures such as cantilever beams, microbridges and large-size diaphragms of SiO 2, Si 3 N 4 and amorphous Si have been fabricated using surface and/or bulk micromachining processes. The issues related to the choice of sacrificial layer have been addressed. ZnO films have been deposited and characterized as piezoelectric material and also as sacrificial layer. The PLZT films were deposited on Pt (0.3 µm) /Ti (30nm) /SiO 2 (1 µm) /Si (280 µm thickness, 2-inch diameter) substrates and the post-
2 CHANDRA et al. MEMS PROTOTYPING USING RF SPUTTERED FILMS 327 deposition annealing conditions were carefully optimized to obtain films in pure perovskite phase. Some results of microstructures realized by bulk and surface micromachining process using RF sputtered films been presented. Fabrication of a prototype microrelay is also presented. 2 Experimental Details 2.1 Film deposition All the depositions were carried out in RF diode or RF magnetron (13.56 MHz) sputtering system in sputter-up configuration in Ar or Ar-O 2 mixture. The sputtering was carried out using stoichiometric sputtering targets of 3-inch diameter except for Pt in which case a 2-inch diameter target was used. The substrates used were 2-inch diameter single or double side polished silicon wafers. The PLZT target was prepared in-house 1. The sputtering system had a provision to heat the substrates up to 250 C during the deposition process using halogen lamp. However, even if no external heating was used during the deposition process, the substrate temperature was found to increase up to 200 C (depending on the RF power used) due to self-heating 2. The effect of deposition parameters such as RF power, pressure, sputtering gas, and target-to-substrate spacing on the deposition rate, thickness uniformity and structural properties was investigated. 2.2 Characterization The film thickness was measured using α-step surface profiler (Alfa- step 100; Tencor Inc). The optical constants (n, k and thickness) were evaluated using spectroscopic measurements (Filmetrics, F20- UV thin film analyzer). The crystallographic properties were evaluated using XRD analysis (Bruker-AXS X- ray diffractometer, Model D8 Advance) using CuK α (λ = nm) radiation. The surface roughness was examined using SEM and also by AFM measurements. The electrical resistivity measurements were carried out using MIS structures. 2.3 Microstructure fabrication The microstructures such as microcantilevers, diaphragms, proof mass etc. were fabricated using bulk or surface micromachining techniques. In the bulk micromachining process, the suspended microstructures were formed using anisotropic etching either from the front side or the back side of the (100) oriented Si wafer. For the latter case, a double-side polished wafer was used and front-toback side alignment procedure was adapted for registration of mutually aligned patterns on the two sides of the wafer 3. 3 Results and Discussion 3.1 Silicon nitride Silicon nitride thin films were deposited at 300 W RF power and 5 mtorr pressure in argon atmosphere by RF diode sputtering process. Deposition rate profile of the silicon nitride films deposited at above mentioned parameter on a two-inch wafer (keeping target to substrate spacing fixed at 45 mm) is shown in Fig.1. Process parameters were optimized for getting MEMS compatible films 4. To illustrate the process for microstructures (such as cantilever beam, diaphragm) realization, the large-size suspended membranes for millimeter wave components were fabricated by bulk micromachining technology 5. Fig.2 shows the optical photograph of a part of the 4 mm 4 mm sputtered Si 3 N 4 (2 µm thick) Fig. 1 Si 3 N 4 film thickness profile on a two-inch diameter wafer, deposited at 300 W RF power and 5 mtorr pressure Fig. 2 Optical photograph showing a part of the 4 mm x 4 mm sputtered Si 3 N 4 (2 µm thick) membrane
3 328 INDIAN J PURE & APPL PHYS, VOL 45, APRIL 2007 Fig. 3 SEM photograph exhibits a close-up view of the convex corner. membrane. The micrographs were taken from the back-side of the wafer under combined reflected and transmitted illumination. Using LOCOS like process with sputter deposited Si 3 N 4 films, microstructures with perfect convex corner were fabricated on twoinch p-type (100)-silicon wafers of thickness 280±15 µm. The detailed process steps are presented elsewhere 6. Fig. 3 shows the SEM photograph of the structures having convex corners fabricated in (100) silicon wafer using LOCOS like process. The close up view clearly reveals the sharp convex corners obtained by the present process. Fig. 4 shows the tilted view of the recessed seismic mass supported by four symmetric P + -silicon beams obtained by this process Silicon dioxide Silicon dioxide films were deposited at 300 watt RF power and 5 mtorr pressure by RF diode sputtering technique in argon ambient. The target-tosubstrate spacing (d ts ) was kept constant at 45 mm. The etch rates of deposited silicon dioxide films in buffered hydrofluoric (BHF) acid were measured and the results were compared with that of thermally grown SiO 2 films using the same solution 8. Arrays of cantilever beams were fabricated by bulk micromachining technique using a single mask process. For this purpose, the deposition was carried out on (100) silicon wafer. After the deposition, the silicon dioxide was selectively etched in buffered hydrofluoric acid followed by anisotropic etching of silicon in ethylenediamine pyrocatechol water (EPW) solution. The mask must be accurately aligned with respect to wafer flat to obtain precise rectangular pit Fig. 4 SEM photographs: Tilted back-side view of recessed seismic mass supported by four symmetric P + -silicon beams below the suspended microstructure. The cantilever beams are released due to undercutting of convex corners. Fig 5(a) shows the SEM micrograph of array of cantilever beams, fabricated by wet anisotropic etching of silicon whereas Fig. 5 (b) shows the SEM micrograph of array of cantilever beams, fabricated by dry and wet etching of silicon. 3.3 Amorphous silicon To obtain amorphous silicon films, RF (diode) sputter deposition was carried out using silicon target on single crystal silicon substrates. The sputtering process was carried out at W RF power in the pressure range 5-20 mtorr in argon atmosphere. The target to substrate spacing for all depositions was kept constant at 50 mm. Deposition rate as a function of RF power at 5, 10 and 20 mtorr sputtering pressure is shown in Fig. 6. Maximum deposition rate is measured at the centre of the wafer as shown. Near the periphery of the wafer, the deposition rate falls by 10-15%. Fig. 7 shows the SEM photograph of α-soi diaphragm fabricated by bulk micromachining process using front to back alignment system Zinc oxide (ZnO) ZnO thin films were deposited on various substrates by RF magnetron sputtering in sputter-up configuration using a 75 mm diameter and 5 mm thick ZnO target (99.99% purity). In order to investigate the effect of target to substrate spacing, sputtering gas, RF power and deposition temperature on crystallographic orientation of ZnO, a number of films were prepared under different deposition conditions. Sputtering was carried out in (i) pure
4 CHANDRA et al. MEMS PROTOTYPING USING RF SPUTTERED FILMS 329 Fig. 6 Deposition rate versus RF power at different pressures Fig. 5 SEM photographs of the array of cantilever beams of RF sputtered silicon dioxide argon and (ii) mixture of oxygen and argon (1:1) by supplying W RF power. The flow rates of both the argon and oxygen were controlled by rotameters. The sputtering pressure was maintained at 10 mtorr for all the depositions. The distance between the target and the substrate was varied between mm. When the substrate was not externally heated, its temperature increased up to 110 C at 100 W RF power due to plasma heating. We have investigated whether this self-heating phenomenon can be exploited to obtain c-axis oriented ZnO growth. The films prepared without external heating of the substrate at 100 W RF power and 50 mm target-tosubstrate spacing in the mixture of oxygen and argon (1:1) were found to be highly c-axis oriented 10. Fig. 8 shows the XRD pattern of ZnO films prepared on various substrates at the above optimized parameters. All the films were highly c-axis oriented. These films exhibited high dc resistivity of the order of 10 8 Ω-cm Fig. 7 SEM photograph of α-soi diaphragm (film thickness 4 µm) Fig. 8 XRD patterns of ZnO films prepared on various substrates at 10 kv/cm electric field. Therefore, these films can be advantageously used in piezoelectric based MEMS devices e.g. SAW devices, pressure sensors, vibration
5 330 INDIAN J PURE & APPL PHYS, VOL 45, APRIL 2007 sensors etc. RF sputtered ZnO films were also explored as a sacrificial layer for surface micromachining process Lead lanthanum zirconate titanate (PLZT) Thin films of PLZT were prepared on Pt/Ti/SiO 2 /Si substrates by RF magnetron sputtering. For this purpose, a 75 mm diameter target of PLZT (8/60/40), which exhibits good ferroelectric properties, was prepared by conventional solid state reaction route 1. Sputtering of PLZT was carried out in argon by supplying 100 W RF power. The sputtering pressure was maintained at 5 mtorr for all the depositions. The substrate was not externally heated but due to selfheating in plasma, the temperature increased up to 155 C. In the present study, the target-substrate spacing was kept at 50 mm because the deposition rate and the uniformity of film were found good at this spacing. The films were rapid thermal annealed (RTA) in the temperature range C in order to obtain the perovskite phase. The thickness of the film was determined using surface profiler and found to be 0.6 µm. Fig. 9 shows the XRD pattern of RF sputtered PLZT film that was crystallized in pure perovskite phase 12. Other characterizations of these films are in progress. 3.6 Microswitch To demonstrate the application of RF sputtered films, a prototype micro-relay was fabricated by using bulk micromachining process. Fig. 10 shows the SEM photograph of the cantilever beam with a metal contacting electrode. The cantilever beam is recessed into the silicon substrate by10 micron using previously reported process 13. To electrostatically actuate the P + - silicon beam, a second wafer having an appropriate metallization pattern is bonded by a low temperature process to the chip containing the recessed structure as shown in Fig. 11. The actuation of the beam is observed by applying a dc voltage across the packaged device. The micro-relay was observed to switch at 75 V which is close to the value predicted for the geometrical parameters used in the present work (beam length: 500 µm, width: 400 µm, thickness: 4 µm and pit depth: 10 µm). 4 Conclusions We have investigated RF (diode/magnetron) sputtering process for preparing silicon dioxide, silicon nitride, amorphous silicon, zinc oxide, PLZT and metal films for applications in MEMS. Some Fig. 9 XRD pattern of RF sputtered pure perovskite PLZT film Fig. 10 SEM photograph of recessed P + -silicon cantilever beam with metal electrode for micro-relay Fig. 11 Schematic view of packaged micro-relay for electrostatic actuation applications of these films have been demonstrated. It is concluded that RF sputtering can be advantageously used for developing prototype MEMS and also for demonstrating new concepts in MEMS technology.
6 CHANDRA et al. MEMS PROTOTYPING USING RF SPUTTERED FILMS 331 References 1 Singh R, Chandra S, Sharma S, Tripathi A K & Goel T C, IEEE Tran. Diele. and Ele. Insu, 11 (2004) Maissel L, Glang R, Handbook of Thin Film Technology, Chap. 4, p. 15. McGraw- Hill, Pal Prem, Young-Jun Kim & Chandra Sudhir, Sensor Lett, 4 (2006)1. 4 Bhatt Vivekanand & Chandra Sudhir, Proceedings, Int Workshop on Phys. of Sem. Devices (IWPSD-2003), pp , Sharma Preeti, Koul S K & Chandra Sudhir, International Conference on Smart Materials, Chiang Mai, Thailand, December 1-3, 2004, pp , Pal Prem & Chandra Sudhir, J Micromechanics & Microengineering, 14 (2004) Pal Prem & Chandra Sudhir, Sensor Lett, 2 (2004) Chandra Sudhir, Bhatt Vivekanand & Jha S K, Int J Comput Engg. Sci., 4 (2003) Pal Prem & Chandra Sudhir, J Micromechanics & Microengineering, 15 (2005) Singh Ravindra, Kumar Mahesh & Chandra Sudhir, to appear in J of Mater Sci. 11 Bhatt Vivekanand, Pal Prem & Chandra Sudhir, Surface & Coating Tech, 198 (2005) Singh Ravindra, Chakarborty B R, Nahar Singh, Rashmi, Harish Bahadur, Goel T C & Chandra Sudhir, Int Workshop on Phys of Semiconductor Devices, NPL, New Delhi, (2005). 13 Pal Prem & Chandra Sudhir, Smart Materials and Structures, 13 (2004) 1424.
RF sputtering: A viable tool for MEMS fabrication
Sādhanā Vol. 34, Part 4, August 2009, pp. 543 556. Printed in India RF sputtering: A viable tool for MEMS fabrication SUDHIR CHANDRA, VIVEKANAND BHATT and RAVINDRA SINGH Centre for Applied Research in
More informationMicrostructures using RF sputtered PSG film as a sacrificial layer in surface micromachining
Sādhanā Vol. 34, Part 4, August 2009, pp. 557 562. Printed in India Microstructures using RF sputtered PSG film as a sacrificial layer in surface micromachining VIVEKANAND BHATT 1,, SUDHIR CHANDRA 1 and
More informationInfluence of Underlayer on Crystallography and Roughness of Aluminum Nitride Thin Film Reactively Sputtered by Ion-Beam Kaufman Source
Influence of Underlayer on Crystallography and Roughness of Aluminum Nitride Thin Film Reactively Sputtered by Ion-Beam Kaufman Source GABLECH Imrich 1,*, SVATOŠ Vojtěch 1,, PRÁŠEK Jan 1,, HUBÁLEK Jaromír
More informationToday s Class. Materials for MEMS
Lecture 2: VLSI-based Fabrication for MEMS: Fundamentals Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, Recap: Last Class What is
More informationPHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam
PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 9/13/2007 Fabrication Technology Lecture 1 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world)
More informationSurface Micromachining
Surface Micromachining Micro Actuators, Sensors, Systems Group University of Illinois at Urbana-Champaign Outline Definition of surface micromachining Most common surface micromachining materials - polysilicon
More informationChapter 3 Silicon Device Fabrication Technology
Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale
More informationThere are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out
57 Chapter 3 Fabrication of Accelerometer 3.1 Introduction There are basically two approaches for bulk micromachining of silicon, wet and dry. Wet bulk micromachining is usually carried out using anisotropic
More informationSupporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis
Supporting Information: Model Based Design of a Microfluidic Mixer Driven by Induced Charge Electroosmosis Cindy K. Harnett, Yehya M. Senousy, Katherine A. Dunphy-Guzman #, Jeremy Templeton * and Michael
More informationCzochralski Crystal Growth
Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling
More informationMostafa Soliman, Ph.D. May 5 th 2014
Mostafa Soliman, Ph.D. May 5 th 2014 Mostafa Soliman, Ph.D. 1 Basic MEMS Processes Front-End Processes Back-End Processes 2 Mostafa Soliman, Ph.D. Wafers Deposition Lithography Etch Chips 1- Si Substrate
More informationSurface micromachining and Process flow part 1
Surface micromachining and Process flow part 1 Identify the basic steps of a generic surface micromachining process Identify the critical requirements needed to create a MEMS using surface micromachining
More informationLecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:
EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie SOI Micromachining Agenda: SOI Micromachining SOI MUMPs Multi-level structures Lecture 5 Silicon-on-Insulator Microstructures Single-crystal
More informationLecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made
EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie CMOS MEMS Agenda: Lecture 7 CMOS MEMS: Fabrication Pre-CMOS Intra-CMOS Post-CMOS Deposition Etching Why CMOS-MEMS? Smart on-chip CMOS circuitry
More informationManufacturing Technologies for MEMS and SMART SENSORS
4 Manufacturing Technologies for MEMS and SMART SENSORS Dr. H. K. Verma Distinguished Professor (EEE) Sharda University, Greater Noida (Formerly: Deputy Director and Professor of Instrumentation Indian
More informationIC/MEMS Fabrication - Outline. Fabrication
IC/MEMS Fabrication - Outline Fabrication overview Materials Wafer fabrication The Cycle: Deposition Lithography Etching Fabrication IC Fabrication Deposition Spin Casting PVD physical vapor deposition
More informationBulk Silicon Micromachining
Bulk Silicon Micromachining Micro Actuators, Sensors, Systems Group University of Illinois at Urbana-Champaign Outline Types of bulk micromachining silicon anisotropic etching crystal orientation isotropic
More informationSurface Micromachining of Uncooled Infrared Imaging Array Using Anisotropic Conductive Film
Surface Micromachining of Uncooled Infrared Imaging Array Using Anisotropic Conductive Film Weiguo Liu, Lingling Sun, Weiguang Zhu, Ooi Kiang Tan Microelectronics Center, School of Electrical and Electronic
More informationEE 330 Lecture 9. IC Fabrication Technology Part 2
EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this
More informationL5: Micromachining processes 1/7 01/22/02
97.577 L5: Micromachining processes 1/7 01/22/02 5: Micromachining technology Top-down approaches to building large (relative to an atom or even a transistor) structures. 5.1 Bulk Micromachining A bulk
More informationChange in stoichiometry
Measurement of Gas Sensor Performance Gas sensing materials: 1. Sputtered ZnO film (150 nm (Massachusetts Institute of Technology) 2. Sputtered SnO 2 film (60 nm) (Fraunhofer Institute of Physical Measurement
More informationDESIGN AND FABRICATION OF MEMS CANTILEVER AND OTHER BEAM STRUCTURES
DESIGN AND FABRICATION OF MEMS CANTILEVER AND OTHER BEAM STRUCTURES by SHANKAR DUTTA Department of Physics Submitted in fulfillment of the requirements of the degree of Doctor of Philosophy to the INDIAN
More informationDeposition and characterization of sputtered ZnO films
Superlattices and Microstructures 42 (2007) 89 93 www.elsevier.com/locate/superlattices Deposition and characterization of sputtered ZnO films W.L. Dang, Y.Q. Fu, J.K. Luo, A.J. Flewitt, W.I. Milne Electrical
More informationUltrasonic Micromachining in the fabrication of MEMS Micro-sensors
Ultrasonic Micromachining in the fabrication of MEMS Micro-sensors Jamil Akhtar Professor AcSIR New Delhi Chief Scientist & Head, CSIR-CEERI, Pilani, INDIA CEERI, Pilani A constituent laboratory of CSIR,
More informationPassive TCF Compensation in High Q Silicon Micromechanical Resonators
Passive TCF Compensation in High Q Silicon Micromechanical Resonators A.K. Samarao, G. Casinovi and F. Ayazi IEEE International Conference on Micro Electro Mechanical Systems pp. 116 119, January 2010
More informationLecture #18 Fabrication OUTLINE
Transistors on a Chip Lecture #18 Fabrication OUTLINE IC Fabrication Technology Introduction the task at hand Doping Oxidation Thin-film deposition Lithography Etch Lithography trends Plasma processing
More informationThin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high
Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high vacuum ~10-7 torr Removes residual gases eg oxygen from
More informationMagnesium Oxide Films as Temperature Sensor
Asian Journal of Chemistry Vol. 21, No. 1 (29), S76-8 Magnesium Oxide Films as Temperature Sensor ISHU SHARMA, AMBIKA and P.B.BARMAN* Department of Physics, Jaypee University of Information Technology
More informationMicroelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width
Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies
More informationChapter 2 OVERVIEW OF MEMS
6 Chapter 2 OVERVIEW OF MEMS 2.1 MEMS and Microsystems The term MEMS is an abbreviation of microelectromechanical system. MEMS contains components ofsizes in 1 micrometer to 1 millimeter. The core element
More informationCompatibility of Material Processing and
Ferroelectrics, 383:1, 127 132, 2009 Reprints available directly from the publisher DOI: 10.1080/00150190902888681 URL: http://dx.doi.org/10.1080/00150190902888681 2009 Taylor & Francis Fabrication of
More informationFabrication of regular silicon microstructures by photo-electrochemical etching of silicon
phys. stat. sol. (c) 2, No. 9, 3198 3202 (2005) / DOI 10.1002/pssc.200461110 Fabrication of regular silicon microstructures by photo-electrochemical etching of silicon G. Barillaro *, P. Bruschi, A. Diligenti,
More informationA Functional Micro-Solid Oxide Fuel Cell with. Nanometer Freestanding Electrolyte
Electronic Supplementary Material (ESI) for Journal of Materials Chemistry A. This journal is The Royal Society of Chemistry 2017 SUPPLEMENTARY INFORMATION A Functional Micro-Solid Oxide Fuel Cell with
More informationInductively Coupled Plasma Etching of Pb(Zr x Ti 1 x )O 3 Thin Films in Cl 2 /C 2 F 6 /Ar and HBr/Ar Plasmas
Korean J. Chem. Eng., 19(3), 524-528 (2002) Inductively Coupled Plasma Etching of Pb(Zr x Ti 1 x )O 3 Thin Films in Cl 2 /C 2 F 6 /Ar and HBr/Ar Plasmas Chee Won Chung, Yo Han Byun and Hye In Kim Department
More informationEE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects
EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type
More informationFabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB
Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon
More informationSemiconductor Technology
Semiconductor Technology from A to Z Oxidation www.halbleiter.org Contents Contents List of Figures List of Tables II III 1 Oxidation 1 1.1 Overview..................................... 1 1.1.1 Application...............................
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationWelcome MNT Conference 1 Albuquerque, NM - May 2010
Welcome MNT Conference 1 Albuquerque, NM - May 2010 Introduction to Design Outline What is MEMs Design General Considerations Application Packaging Process Flow What s available Sandia SUMMiT Overview
More informationLecture 5: Micromachining
MEMS: Fabrication Lecture 5: Micromachining Prasanna S. Gandhi Assistant Professor, Department of Mechanical Engineering, Indian Institute of Technology, Bombay, Recap: Last Class E-beam lithography X-ray
More information5.8 Diaphragm Uniaxial Optical Accelerometer
5.8 Diaphragm Uniaxial Optical Accelerometer Optical accelerometers are based on the BESOI (Bond and Etch back Silicon On Insulator) wafers, supplied by Shin-Etsu with (100) orientation, 4 diameter and
More informationEtching Mask Properties of Diamond-Like Carbon Films
N. New Nawachi Diamond et al. and Frontier Carbon Technology 13 Vol. 15, No. 1 2005 MYU Tokyo NDFCT 470 Etching Mask Properties of Diamond-Like Carbon Films Norio Nawachi *, Akira Yamamoto, Takahiro Tsutsumoto
More informationGaetano L Episcopo. Introduction to MEMS
Gaetano L Episcopo Introduction to MEMS What are MEMS? Micro Electro Mechanichal Systems MEMS are integrated devices, or systems of devices, with microscopic parts, such as: Mechanical Parts Electrical
More informationEE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing
3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated
More informationLect. 2: Basics of Si Technology
Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from fractions of nanometer to several micro-meters
More informationThis Appendix discusses the main IC fabrication processes.
IC Fabrication B B.1 Introduction This Appendix discusses the main IC fabrication processes. B.2 NMOS fabrication NMOS transistors are formed in a p-type substrate. The NMOS fabrication process requires
More informationDr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Microelectromechanical Systems (MEMs) Process Integration Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester,
More informationGrowth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems Applications
Journal of ELECTRONIC MATERIALS, Vol. 31, No. 5, 2002 Special Issue Paper Growth and Doping of SiC-Thin Films on Low-Stress, Amorphous Si 3 N 4 /Si Substrates for Robust Microelectromechanical Systems
More informationChapter 3 CMOS processing technology
Chapter 3 CMOS processing technology (How to make a CMOS?) Si + impurity acceptors(p-type) donors (n-type) p-type + n-type => pn junction (I-V) 3.1.1 (Wafer) Wafer = A disk of silicon (0.25 mm - 1 mm thick),
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication
More informationSilicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology
Applied Surface Science 212 213 (2003) 388 392 Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology Marcus A. Pereira, José A. Diniz, Ioshiaki Doi *, Jacobus W. Swart
More informationGeneral Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems
General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems Technology p. 9 The Parallels to Microelectronics p. 15 The
More informationRuthenium Oxide Films Prepared by Reactive Biased Target Sputtering
Ruthenium Oxide Films Prepared by Reactive Biased Target Sputtering Hengda Zhang Anthony Githinji 1. Background RuO2 in both crystalline and amorphous forms is of crucial importance for theoretical as
More informationFabrication and Layout
ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide
More informationReview of CMOS Processing Technology
- Scaling and Integration Moore s Law Unit processes Thin Film Deposition Etching Ion Implantation Photolithography Chemical Mechanical Polishing 1. Thin Film Deposition Layer of materials ranging from
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing
ELEC 3908, Physical Electronics, Lecture 4 Basic Integrated Circuit Processing Lecture Outline Details of the physical structure of devices will be very important in developing models for electrical behavior
More informationThin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material
Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material on any substrate (in principal) Start with pumping down
More informationPhysical Vapor Deposition (PVD) Zheng Yang
Physical Vapor Deposition (PVD) Zheng Yang ERF 3017, email: yangzhen@uic.edu Page 1 Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide
More informationFabrication Technology, Part II
EEL5225: Principles of MEMS Transducers (Fall 2003) Fabrication Technology, Part II Agenda: Process Examples TI Micromirror fabrication process SCREAM CMOS-MEMS processes Wafer Bonding LIGA Reading: Senturia,
More informationApplications of High-Performance MEMS Pressure Sensors Based on Dissolved Wafer Process
Applications of High-Performance MEMS Pressure Sensors Based on Dissolved Wafer Process Srinivas Tadigadapa and Sonbol Massoud-Ansari Integrated Sensing Systems (ISSYS) Inc., 387 Airport Industrial Drive,
More informationDoping and Oxidation
Technische Universität Graz Institute of Solid State Physics Doping and Oxidation Franssila: Chapters 13,14, 15 Peter Hadley Technische Universität Graz Institute of Solid State Physics Doping Add donors
More informationEE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects
EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation
More informationChapter 2 MOS Fabrication Technology
Chapter 2 MOS Fabrication Technology Abstract This chapter is concerned with the fabrication of metal oxide semiconductor (MOS) technology. Various processes such as wafer fabrication, oxidation, mask
More informationSupplementary Figure S1 Photograph of MoS 2 and WS 2 flakes exfoliated by different metal naphthalenide (metal = Na, K, Li), and dispersed in water.
Supplementary Figure S1 Photograph of MoS 2 and WS 2 flakes exfoliated by different metal naphthalenide (metal = Na, K, Li), and dispersed in water. Supplementary Figure S2 AFM measurement of typical LTMDs
More informationUT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules
2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More informationFABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag
FABRICATION OF CMOS INTEGRATED CIRCUITS Dr. Mohammed M. Farag Outline Overview of CMOS Fabrication Processes The CMOS Fabrication Process Flow Design Rules EE 432 VLSI Modeling and Design 2 CMOS Fabrication
More informationDeposited by Sputtering of Sn and SnO 2
Journal of the Korean Ceramic Society Vol. 49, No. 5, pp. 448~453, 2012. http://dx.doi.org/10.4191/kcers.2012.49.5.448 Comparative Study of Nitrogen Incorporated SnO 2 Deposited by Sputtering of Sn and
More informationFabrication of a MEMS micro-hotplate
Journal of Physics: Conference Series Fabrication of a MEMS micro-hotplate To cite this article: Xian Yi et al 2011 J. Phys.: Conf. Ser. 276 012098 View the article online for updates and enhancements.
More informationSurface Micromachining Process for the Integration of AlN Piezoelectric Microstructures
Surface Micromachining Process for the Integration of AlN Piezoelectric Microstructures Saravanan. S, Erwin Berenschot, Gijs Krijnen and Miko Elwenspoek Transducers Science and Technology Laboratory University
More informationSupporting Information
Supporting Information Fast-Response, Sensitivitive and Low-Powered Chemosensors by Fusing Nanostructured Porous Thin Film and IDEs-Microheater Chip Zhengfei Dai,, Lei Xu,#,, Guotao Duan *,, Tie Li *,,
More informationPolycrystalline Silicon Produced by Joule-Heating Induced Crystallization
Polycrystalline Silicon Produced by Joule-Heating Induced Crystallization So-Ra Park 1,2, Jae-Sang Ro 1 1 Department of Materials Science and Engineering, Hongik University, Seoul, 121-791, Korea 2 EnSilTech
More informationThomas M. Adams Richard A. Layton. Introductory MEMS. Fabrication and Applications. Springer
Thomas M. Adams Richard A. Layton Introductory MEMS Fabrication and Applications Springer Contents Preface xiü Part I Fabrication Chapter 1: Introduction 3 1.1 What are MEMS? 3 1.2 Why MEMS? 4 1.2.1. Low
More informationChapter 2. Density 2.65 g/cm 3 Melting point Young s modulus Tensile strength Thermal conductivity Dielectric constant 3.
Chapter 2 Thin Film Materials Thin films of Silicon dioxide, Silicon nitride and Polysilicon have been utilized in the fabrication of absolute micro pressure sensor. These materials are studied and discussed
More informationMicrostructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley
Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic
More informationPROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS
Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative
More informationINTEGRATED-CIRCUIT TECHNOLOGY
INTEGRATED-CIRCUIT TECHNOLOGY 0. Silicon crystal growth and wafer preparation 1. Processing Steps 1.1. Photolitography 1.2. Oxidation 1.3. Layer Deposition 1.4. Etching 1.5. Diffusion 1.6 Backend: assembly,
More informationAjay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University
2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,
More informationUltrasensitive and Highly Stable Resistive Pressure Sensors with. Biomaterial-Incorporated Interfacial Layers for Wearable
Supporting Information Ultrasensitive and Highly Stable Resistive Pressure Sensors with Biomaterial-Incorporated Interfacial Layers for Wearable Health-Monitoring and Human-Machine Interfaces Hochan Chang,,
More informationProcess Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut
Process Integration Self-aligned Techniques LOCOS- self-aligned channel stop Self-aligned Source/Drain Lightly Doped Drain (LDD) Self-aligned silicide (SALICIDE) Self-aligned oxide gap MEMS Release Techniques
More informationSurface Micromachining
Surface Micromachining Outline Introduction Material often used in surface micromachining Material selection criteria in surface micromachining Case study: Fabrication of electrostatic motor Major issues
More informationSilicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant
Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi
More informationChapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding
Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor
More information6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)
6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term 2007 By Brian Taff (Adapted from work by Feras Eid) Solution to Problem Set 2 (16 pts) Issued: Lecture 4 Due: Lecture
More informationLecture 22: Integrated circuit fabrication
Lecture 22: Integrated circuit fabrication Contents 1 Introduction 1 2 Layering 4 3 Patterning 7 4 Doping 8 4.1 Thermal diffusion......................... 10 4.2 Ion implantation.........................
More informationFABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES. Jack W. Judy and Richard S. Muller
FABRICATION PROCESSES FOR MAGNETIC MICROACTUATORS WITH POLYSILICON FLEXURES Jack W. Judy and Richard S. Muller Berkeley Sensor & Actuator Center (BSAC) Department of EECS, University of California, Berkeley,
More informationStudy on the hydrogenated ZnO-based thin film transistors
Final Report Study on the hydrogenated ZnO-based thin film transistors To Dr. Gregg Jessen Asian Office of Aerospace Research & Development April 30th, 2011 Jae-Hyung Jang School of Information and Communications
More informationSURFACE MICROMACHINING
SURFACE MICROMACHINING Features are built up, layer by layer on the surface of a substrate. Surface micromachined devices are much smaller than bulk micromachined components. Nature of deposition process
More informationMicro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation
Micro-Electro-Mechanical Systems (MEMS) Fabrication Fabrication Considerations Stress-Strain, Thin-film Stress, Stiction Special Process Modules for MEMS Bonding, Cavity Sealing, Deep RIE, Spatial forming
More informationMOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY
Mat. Res. Soc. Symp. Vol. 611 2000 Materials Research Society MOLYBDENUM AS A GATE ELECTRODE FOR DEEP SUB-MICRON CMOS TECHNOLOGY Pushkar Ranade, Yee-Chia Yeo, Qiang Lu, Hideki Takeuchi, Tsu-Jae King, Chenming
More informationChapter 4 : ULSI Process Integration (0.18 m CMOS Process)
Chapter : ULSI Process Integration (0.8 m CMOS Process) Reference. Semiconductor Manufacturing Technology : Michael Quirk and Julian Serda (00). - (00). Semiconductor Physics and Devices- Basic Principles(/e)
More informationCMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI
CMOS Technology Flow varies with process types & company N-Well CMOS Twin-Well CMOS STI Start with substrate selection Type: n or p Doping level, resistivity Orientation, 100, or 101, etc Other parameters
More informationSilicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant
Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant substrate Creates latch up protection for CMOS Buried Epi
More informationSemiconductor Manufacturing Technology. IC Fabrication Process Overview
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you
More informationProcese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD)
Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD) Ciprian Iliescu Conţinutul acestui material nu reprezintă in mod obligatoriu poziţia oficială a Uniunii Europene sau a
More informationChapter 2 Capacitive Sensing Electrodes
Chapter 2 Capacitive Sensing Electrodes The capacitive sensing electrodes on the top of a CMOS chip serve as an interface between the microelectronic readout system and the biological/chemical analyte.
More informationProcess Flow in Cross Sections
Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat
More informationFabrication of piezoelectric AlN thin film for FBARs
Science in China Series G: Physics, Mechanics & Astronomy 2009 SCIENCE IN CHINA PRESS Springer-Verlag www.scichina.com phys.scichina.com www.springerlink.com Fabrication of piezoelectric AlN thin film
More information