Reliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates
|
|
- Moris Price
- 6 years ago
- Views:
Transcription
1 Reliability And Processability Of Sn/Ag/Cu Solder Bumped Flip Chip Components On Organic High Density Substrates Minja Penttilä, Kauppi Kujala Nokia Mobile Phones, Research and Technology Access Itamerenkatu 11-13, FIN Helsinki Phone: +358-(0) , Fax: Abstract This research work faced the challenges from both miniaturization and environmental demands by focusing on the reliability and processability of lead-free flip chip components on high-density organic substrates. Ternary Sn/Ag/Cu alloy was used as the solder bump material for lead-free flip chip devices, while the reference samples had eutectic Sn/Pb solder bumps. High density PWBs (Printed Wiring Board) with RCCu (Resin Coated Copper) build-up layers and Ni/Au surface finish were used as test substrates. Combinations of two flux and two capillary-flow underfill materials were used in both conventional Sn/Pb and lead-free SMD (Surface Mount Device) processes to assemble test vehicles. Reflow was done in air. Post assembly solderability and solder joint voiding were inspected by X-ray and optical microscope. Samples were subjected to two company specific reliability tests, thermal cycling and mechanical shock test, after which samples were analyzed by cross sectioning and scanning electron microscope (SEM). Underfill voiding was determined using acoustic microscopy. Clear differences in flux material performances in conjunction with Pb-free solder bumps were noticed. Differences in solder joint reliability were further observed during thermal cycling. In addition, success of the underfilling process was noticed to have a major impact on component reliability. In the end a set of suitable materials and process parameters for lead-free flip chip SMD assembly was found. Thermal cycling performance of the best Pbfree combination turned out to be equally good with the best eutectic Sn/Pb case. Also mechanical shock resistance of lead-free components was found to be equal with the reference samples. The International Journal of Microdircuts and Electronic Packaging, Volume 24, Number 2, Second Quarter, 2001 (ISSN ) 290
2 Key words Lead-Free, Flip Chip, Flip Chip On Board, Sn/ Ag/Cu, Reliability 1.0 Introduction The continuing consumer demand for smaller and relatively lower-cost cellular handsets with ever-increasing functionality and performance place many challenges on phone engine design and manufacturing. Different electrical, thermal and density constraints of integrated circuits and substrates together with various end product reliability requirements force to look for new packaging solutions. Flip chip components offer the highest packaging density and very competitive electrical and thermal characteristics, which makes them an appealing component solution. In addition to the desire for miniaturized gadgets, environmental consciousness has emerged among consumers of portable electronics, and market demand for environmentally friendly products and production has become more noticeable. In Europe legislative dead line for the restrictions on the use of lead and some other hazardous materials will be year 2006 according to the most recent draft of the proposal for a Directive on Waste from Electrical and Electronics Equipment (WEEE) [1]. All materials and process variables used in this research work were chosen based on the experiences from various assembly trials done in house with both eutectic Sn/Pb and Sn/Ag/ Cu flip chip components. Especially there exists a deep knowledge of the eutectic Sn/ Pb flip chip process. Therefore the chosen flux and underfill materials were known to perform well in eutectic Sn/Pb assembly and to be compatible with each other. The purpose of this experiment was to manufacture samples for preliminary Pb-free FCOB (Flip Chip On Board) board-level reliability testing, and to find a set of materials that could successfully be used to assemble flip chips on organic laminates during a lead-free SMD process. 2.0 Test Vehicle Assembly Materials All test dice were daisy chain flip chips with Al/NiV/Cu under bump metallurgy. Lead-free dice had a close to eutectic solder bump alloy composition Sn/3.5Ag wt%/1.0cu wt% (there are several suggestions in the literature for the eutectic composition, two recent ones are Sn/3.5Ag/0.9Cu [2,3] and Sn/3.4Ag/0.8Cu [4]). Both one row peripheral (chip-p) and full array (chip-f) bump configurations were used. Chip-p had 88 solder bumps with 203 mm pitch and chip-f had 317 solder bumps and 254 mm pitch. Die size for both types was 4.98x4.98 mm. Reference samples were chipp type dice with eutectic Sn/37Pb solder bumps. The used test substrates were eight layer organic boards (with FR4 core, RCCu buildup layers (2+4+2 construction). The surface finish coating was electroless Ni - immersion Au. Each test vehicle contained three peripheral and one full array dice together with around 120 other SMD components mounted on the topside. Test pads for daisy chain resistance measurements were located on the backside of the substrate. Two no-clean rosin based fluxes (flux-a and flux-b) and two epoxy based capillary flow 291
3 underfill materials (underfill-a and underfill-b) were selected due to their good performance in numerous Sn/Pb flip chip experiments. It should be noticed, that no flux or underfill materials designed especially for lead-free process were available at the time this research work was started. The properties of the two used underfills are presented in Table 1. SMD Process Test vehicles were assembled in a single-side SMD process that included process steps for DCA (Direct Chip Attach): flux dipping, conventional underfill dispensing and underfill curing. A corresponding process flow diagram is shown in Figure 1. To provide useful references for mass production, neither bake-out nor other preconditioning was done for the PWB substrates. Flip chips were assembled using Universal 5681A-GSMx placement machine. No solder paste was screen printed for flip chips because of the small dimensions and risk for solder joint bridging. Lead-free solder paste was used only for the other SMD components. Reflow was performed in a forced convection oven. No special atmospheres were used, even though it has been showed that nitrogen atmosphere clearly improves the solderability results [5]. The reason for choosing reflow in air was the impracticality and cost effect of using Ni-atmospheres in very high volume cellular phone production. Figure 2 shows the used reflow profile linear-2. It had a peak temperature of 241 C (measured under component), and time above the melting temperature of the Sn/3.5Ag/1.0Cu solder, 217 C, was 46 seconds. Profiles soak-1 (peak T 226 C, time above 217 C 18,5 seconds) and linear-1 (peak T 231,5 C, time above 217 C 30,5 seconds) had been tested earlier, but they did not result in satisfactory solderability results with flux-b, as can be seen from the assembly yield results in Table 2. Therefore peak temperature and length of the profile were further increased for this experiment. The goal was to find such reflow conditions that would result in sufficient solderability for both flux materials without causing damage to the substrate or other components. Standard profile refers to the profile used with standard eutectic assembly. Solder joint formation was verified after the reflow by X-ray and measuring electrical continuities of the daisy chains. Next underfill was dispensed using an L-shape dispensing pattern. Curing times at 150 C were 5 minutes for underfill-a and 3 minutes for underfill-b. Eutectic Sn/Pb reference vehicles (flip chips plus other components) were assembled simultaneously with lead-free samples to provide reliable reference data. Used materials and the SMD process were the same as in lead-free case, only the reflow profile was changed to accommodate the Sn/ Pb solder ( standard in Figure 2). Assembly Results Table 3 shows the percentages of electrically functional dice after reflow process for each material combination. All assembly yield measurements were done manually before the underfilling process, and failure criterion was set to minimum 20% increase in daisy chain contact resistance. In the trial all other material combinations had assembly yield except Sn/Pb flux-a combination. The 292
4 Material Table1. Properties of the used underfill materials. Viscosity C, cp) Filler content (%) T g ( C) CTE (ppm/k) (T<T g ) Curing time (@150 C) Underfill-A min Underfill-B min 1. Stencil printing 2. Discrete Placement 3. Flip Chip Placement 7. Underfill curing 6. Underfill dispensing 5. Testing 4. Reflow Figure 1. SMD process steps used to assemble test devices. Table 2. Lead-free process assembly yields (percentage electrically functional dice after reflow) for soak-1 and linear-1 profiles. Reflow peak T ( C) / Time above 217 C (s) Sn/Ag/Cu + Flux-A Sn/Ag/Cu + Flux-B / 0:30,5 (linear-1) 70% 226 / 0:18,5 (soak-1) 9.5% 293
5 reason for this only failure was found out to be too substantial die misalignment. Cross sectioning was used to confirm the solderability results. Examples of typical solder joints are shown in Figure 3. Flux-A resulted in slightly better wettability with leadfree samples than flux-b, although solderability results were acceptable for both cases. With flux-b lead-free solder joints were generally somewhat higher than with flux-a, and in some cases PWB solder pads were only partly enveloped. As expected based on the previous flip chip trials, both flux-a and flux-b had very good performance in Sn/Pb assembly and all reference samples showed good solderability. When comparing the assembly yields with the results obtained from lower reflow profile assemblies (results were shown in Table 2), it can be concluded that the reflow profile with the highest peak temperature was more suitable for Sn/Ag/Cu - flux-b combination than the two lower profiles. The lower the peak temperature was, the worse the assembly yields were for this combination. Flux-A showed good lead-free process compatibility regardless of the reflow profile. During cross sectioning some voids in the Sn/ Ag/Cu bumps were noticed. These voids were also seen during an X-ray inspection right after the assembly. However, since few voids were already present in unused chips, it was hard to define the exact effect of the assembly process. When compared to the trials with lower reflow profiles, voiding incidence seemed to increase with increasing reflow peak temperature. Underfill voiding was inspected after the assembly by SAT (Scanning acoustic Transducer). Some voids were seen in underfill-b (shown in Figures 5b and 6a), but the reasons for this phenomenon were familiar from previous flip chip experiments: voiding was caused by a fiducial mask opening under the chip that prevented optimal flow of the underfill material. However, extraordinary large voids (shown in Figure 5a) and unusual fillet bubbling that cannot be explained by the fiducial mark were noticed in underfill-a. The cause for this type of voiding was not material related, since underfill-a had performed well in previous lead-free trials. Instead it was noticed afterwards, that the PWB temperature during underfill-a dispensing was set too low. This resulted in the unwanted underfill voiding. Too low temperature can cause moisture from the PWB to get trapped under the chip and also disturb the underfill material properties. 3.0 Reliability Tests Samples were subjected to environmental stress tests -thermal cycling and mechanical shock test- to compare the reliability of different material combinations. Thermal Cycling Thermal cycling was done in an air-to-air chamber using 3 minutes ramp from -40 C to +125 C, and 14 minutes hold-time at extreme temperatures (total cycle time 34 minutes). Samples were continuously monitored with an event detector to make sure failures were observed immediately when they occurred. A failure was recorded when a resistance peak over 1000 Ohms and longer than 200 nsec occurred, followed by 9 resistance peaks over 1000 Ohms. These conditions are a modification from the IPC- SM-785 standard. Minimum requirement for 294
6 Table 3. Electrically functional dice after the assembly (number of electrically functional dice / total number of dice in that combination). Flux A B Solder type total Sn/Pb (peripheral) 99% (95/96) (95/95) 99% (190/191) Sn/Ag/Cu (peripheral ) (95/95) (96/96) (191/191) Sn/Ag/Cu (full array) (32/32) (32/32) (64/64) Flux total 99,55% (222/223) (223/223) Figure 2. Linear-2 reflow profile was used in this lead-free trial. Standard Sn/Pb profile was used to assemble reference samples. Profiles soak-1 and linear- 1 had been used in earlier trials. 295
7 Solder type Flux A Flux B Eutectic Sn/Pb 95Sn/3.5Ag/1.0Cu Figure 3. Examples of typical solderability results for different material combinations. passing the test was 500 cycles. The test was stopped at 2000 cycles. Figure 4a shows two-parameter Weibull distribution graphs of the failures for Sn/Ag/ Cu and Sn/Pb cases including all the material combinations in the experiment. As can be seen from the figure, lead-free samples had a few early failures, while all eutectic reference samples passed the required 500 cycles. The low Weibull shape parameters, i.e. betavalues, indicate a presence of a mixed failure mode. Figure 4b shows the same results, but now excluding flux-b combinations due to poorer lead-free solderability, and underfill-a combinations due to very big underfill voids. These factors might have been the cause for early failures. When considering only the better material combination (flux-a & underfill- B), also all lead-free samples passed the requirements. Their performance was now equal with the reference samples. Cross sections together with SAT and SEM inspections proved, that one reason for early failures in thermal cycling test was inadequate flux performance resulting in poor solder joint quality. An even more significant reason, however, was the failed underfilling process resulting in very big underfill voids and therefore also false fillet formation. Due to the lack of adequate underfill and/or fillet reinforcement against stresses from thermal expansions, fatal cracking resulting from creep fatigue occurred earlier than in samples with smaller or no underfill voids. Figure 5 296
8 Figure 4a. Weibull graphs of thermal cycling failures including all material combinations. b(sn/ag/cu) = 1.58, b(sn/pb) = Figure 4b. Weibull graphs of thermal cycling failures including the better material combination (flux-a & underfill-b) only. b(sn/ag/cu) = 5.27, b(sn/pb) =
9 die Crack Sn/Ag/Cu bump Figure 5a. SEM figure of Sn/Ag/Cu solder joint with flux-a and underfill-a. Chip failed after 400 thermal cycles due to an almost chip size underfill void which caused solder joints to crack close to die interface. SEM figure taken after 1000 thermal cycles. Void die Crack Sn/Pb bump Pad PWB PWB Figure 5b. SEM figure of eutectic Sn/Pb solder joint with flux-b and underfill-b. Chip failed after 600 thermal cycles due to a big underfill void which caused solder joints to crack close to PWB pad. SEM figure taken after 1000 thermal cycles. 298
10 shows examples of such early failures in both Sn/Pb and Sn/Ag/Cu samples. Also the progression of underfill delamination was observed during thermal cycling using SAT. In flux-a combinations underfill delamination initiated typically around the 1000 th cycle from the corners of the die for both underfill materials. In flux-b combinations delamination was observed already around 600 th cycle, and as can be seen from Figures 6 and 7, delamination initiated also around solder joints in addition to corners. Delamination phenomenon was not noticed to correlate with solder alloy composition, underfill material or underfill void size, but only with flux material. This could mean that flux- B was in general less compatible with the used underfill materials, or that there were more flux residues left from flux-b causing delamination around solder joints. Figure 8 shows optical microscope pictures of typical Sn/Pb and Sn/Ag/Cu solder joints after 2000 thermal cycles. From the figure it can be seen, that Sn/Ag/Cu solder joints had more homogeneous microstructure than eutectic Sn/Pb reference samples. In addition, intermetallic compounds (IMC) around PWB pads did not seem to grow as much in leadfree solder joints as in eutectic Sn/Pb systems. This kind of structural behavior indicates potential better long-term reliability for leadfree solders. Mechanical Shock A board-level free fall drop tester was used to study the durability of lead-free flip chip components against mechanical shock. The testing equipment is shown in Figure 9. The test method is based on JESD22-B104-A standard, which defines the goal impact pulse, level at 1500G (+/-20%) for 1 msec (+/-30%). Test modules were fixed from four corners to the vehicle components facing down, and were then dropped from 1.5 meters 24 times. Daisy chain contact resistances were monitored in equal intervals. Since the test configuration was not optimized for flip chip components, no requirement for number of drops before failure was set. Failure criteria were set to 20% increase in daisy chain contact resistance. All together 112 dice were tested, both Sn/Pb and Sn/Ag/Cu, but no electrical failures occurred. Neither were any solder joint or die cracks found during the following cross sectioning, and SAT and SEM inspections. On the other hand, some discrete components were detached during dropping, which proves the severity of the test. 4. Conclusions The research work showed, that when compared to the eutectic Sn/Pb case, there are no major difficulties in mounting flip chip components with Sn/Ag/Cu solder balls on organic laminates. But due to the higher melting temperature of lead-free solder the assembly process window is considerably narrower than for eutectic Sn/Pb, which requires careful material and process parameter optimization. Even though all the flux and underfill materials used in this work had originally been designed for eutectic Sn/Pb process, a material combination resulting in successful assembly and adequate reliability was found. There were, however, apparent differences in the wetting abilities of the flux materials. The lower the reflow temperature was, the more significant became the fact that flux material had an optimal performance in order to achieve good solderability results. 299
11 Figure 6. An example of a typical void in underfill-b caused by fiducial under the die (a); and same die after 1000 thermal cycles (b). Other materials in this case were Sn/Pb solder and flux-b. die Solder ball underfill Figure 7. SEM picture showing underfill delamination from die passivation and solder bump interfaces (Sn/Ag/Cu solder, flux-b and underfill-b). 300
12 Figure 8. Examples of typical Sn/Pb (a) and Sn/Ag/Cu (b) solder joint structures after 2000 thermal cycles. Sample Holder Vehicle Plate 2.0 m Rubber cushion Figure 9. A simple illustration of the drop test equipment used for board level testing. 301
13 Correspondingly, increasing the reflow profile peak temperature and the time above 217 C resulted in improved solderability. Also, contrary results of the relation between solderability and increasing reflow temperature have been reported from similar experiments 5, which indicates that fluxes can have variable performances when changing into lead-free reflow temperatures. The wetting ability is of course also dependent on many other factors, like reflow atmosphere and profile shape. Higher reflow temperature was not noticed to have a clear effect on flux residues or board warpage, but it seemed to increase the tendency for solder joint voiding. However, the exact impact could not be determined within this research work, since some voids were already present in lead-free solder balls before the assembly. No problems arising from worse self-alignment properties of lead-free solder were noticed, but the difference compared to Sn/Pb solder behavior is obvious. Therefore it is necessary to have adequate placement machine accuracy, as well as controlled solder mask opening and pad tolerances. The problems for economically employing lead-free flip chip on board solutions on cellular phone motherboards do not seem to arise so much from the solder type or assembly process, but more due to other general issues related to flip chip technology. Such challenges include for example known good die, die shrinking, underfilling process and availability of low-cost high density PWBs. Acknowledgements The authors would like to thank flip chip research team members and test assembly line operators at Nokia Mobile Phones for help and contribution, P.Pasanen from Nokia Mobile Phones for providing the Weibull graphs, as well as Flip Chip Technologies for providing the test dies. The thermal cycling test showed that lead-free flip chips can have at least equal reliability compared to eutectic Sn/Pb flip chips as long as optimal assembly materials and parameters are used. In thermal cycling all failures occurring before the required 500 th cycle were in samples with exceptionally large underfill voids. These voids did not, however, appear because of the lead-free process. Reasons for subsequent thermal cycling failures were poor solderability and underfill delamination resulting in solder fatigue and solder joint cracking. In free-fall drop test underfilled flip chip components, both Sn/Pb and Sn/Ag/Cu, turned out to be very resistant against mechanical shock. 302
14 References 1. Document 501PC0316, Amended proposal for a Directive of the European Parliament and of the Council on the restriction on the use of certain hazardous substances in electrical and electronic equipment, 2. K.W. Moon, W.J. Boettinger, U.R. Kattner, F.S. Biancaniello, and C.A. Handwerker, Experimental and thermodynamic assessment of Sn/Ag/Cu solder alloys, Journal of Electronic Materials, Vol. 29, No. 10, pp , October M.E. Loomans and M.E. Fine, Tin-silvercopper eutectic temperature and composition, Metallurgical and Materials Transactions A, Vol. 31A, No. 4, pp , April About The Authors Minja Penttilä received her M.Sc. degree in Materials Science, Electronics Production Technology from Helsinki University of Technology in She is currently working as a Research Engineer at Nokia Mobile Phones, Research and Technology Access. Her main activities include novel packaging and substrate technologies. Kauppi Kujala received his M.Sc. degree in Materials Science, Electronics Production Technology from Helsinki University of Technology in He is currently working as a Project Manager and Senior Research Engineer at Nokia Mobile Phones, Research and Technology Access. 4. Wei Qun Pen, Lead-free Electronic Assembly Based on Sn-Ag-Cu Solders, Licentiate Thesis, Helsinki University of Technology, G. Baynham, D.F. Baldwin, K. Boustedt, S.Kandelid, F. Mattsson, C. Wennerholm, A. Johansson, D. Patterson, P. Elenius, and H. Balkan, Lead-Free Flip Chip Processing with Halogen-Free High Density Microvia Substrates, 26 th International Electronics Manufacturing Technology Symposium, Santa Clara, CA, October 2-3, pp ,
WF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering
WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy
More informationBecoming Lead Free. Automotive Electronics. Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant
Automotive Electronics Becoming Lead Free Antonio Aires Soldering Technical Specialist Visteon Corporation - Palmela Plant 1 Agenda 1. Leadfree Electronics Drivers 2. Requirements 3. Areas of Impact 4.
More informationLead-Free Solder Bump Technologies for Flip-Chip Packaging Applications
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More informationEFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS. Mulugeta Abtew
EFFECT OF Ag COMPOSITION, DWELL TIME AND COOLING RATE ON THE RELIABILITY OF Sn-Ag-Cu SOLDER JOINTS Mulugeta Abtew Typical PCB Assembly Process PCB Loading Solder Paste Application Solder Paste Inspection
More informationBasic PCB Level Assembly Process Methodology for 3D Package-on-Package
Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationComposition/wt% Bal SA2 (SABI) Bal SA3 (SABI + Cu) Bal
Improving Thermal Cycle and Mechanical Drop Impact Resistance of a Lead-free Tin-Silver-Bismuth-Indium Solder Alloy with Minor Doping of Copper Additive Takehiro Wada 1, Seiji Tsuchiya 1, Shantanu Joshi
More informationComponent Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version
Component Palladium Lead Finish - Specification Approved by Executive Board 1997-xx-xx August 22 Version Appendices 1. User Commitment Form 2. Supplier Compliance Form Table of contents 1. Background 2.
More informationEffects of Flux and Reflow Parameters on Lead-Free Flip Chip Assembly. Sandeep Tonapi 1 Doctoral Candidate
Effects of Flux and Reflow Parameters on Lead-Free Flip Chip Assembly Sandeep Tonapi 1 Doctoral Candidate Peter Borgesen, Ph.D. 2 Manager, Area Array Consortium K. Srihari, Ph.D. 1 Professor, Department
More informationThermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications
Thermo-Mechanical FEM Analysis of Lead Free and Lead Containing Solder for Flip Chip Applications M. Gonzalez 1, B. Vandevelde 1, Jan Vanfleteren 2 and D. Manessis 3 1 IMEC, Kapeldreef 75, 3001, Leuven,
More informationUltralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges
More informationStudy of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation.
Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation. B. Salam +, N. N. Ekere, D. Rajkumar Electronics Manufacturing Engineering
More informationAdditional Information, DS4, May Recommendations for Printed Circuit Board Assembly of Infineon xf (2) BGA and xf (2) SGA Packages
Additional Information, DS4, May 2008 Recommendations for Printed Circuit Board Assembly of Infineon xf (2) BGA and xf (2) SGA Packages Edition 2008-05 Published by Infineon Technologies AG 81726 München,
More informationSelf-Organized Interconnection Process Using Solderable ACA (Anisotropic Conductive Adhesive)
Materials Transactions, Vol. 50, No. 7 (2009) pp. 1684 to 1689 Special Issue on New Functions and Properties of Engineering Materials Created by Designing and Processing #2009 The Japan Institute of Metals
More informationWhite Paper Quality and Reliability Challenges for Package on Package. By Craig Hillman and Randy Kong
White Paper Quality and Reliability Challenges for Package on Package By Craig Hillman and Randy Kong Background Semiconductor technology advances have been fulfilling Moore s law for many decades. However,
More informationIMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION
IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS
More informationAdvanced Analytical Techniques for Semiconductor Assembly Materials and Processes. Jason Chou and Sze Pei Lim Indium Corporation
Advanced Analytical Techniques for Semiconductor Assembly Materials and Processes Jason Chou and Sze Pei Lim Indium Corporation Agenda Company introduction Semiconductor assembly roadmap challenges Fine
More informationPlasma for Underfill Process in Flip Chip Packaging
Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015
More informationLow Temperature Lead-Free Production Versus SAC
Low Temperature Lead-Free Production Versus SAC Designing a product that has minimal environmental impact for its entire life cycle is very demanding and a real challenge for designers and manufacturers.
More informationLEAD FREE ALLOY DEVELOPMENT
LEAD FREE ALLOY DEVELOPMENT Karl F. Seelig, VP of Technology AIM Cranston, RI. USA. kseelig@aimsolder.com Abstract. When lead-free solders were first introduced to the electronics industry in the early
More informationINTERFLUX ELECTRONICS NV
Reflow soldering temperature profiling Min : 30sec Max : 120sec Max : +4 C/sec Max : 250 C Min : 230 C Min: +0,5 C/sec Min : +1 C/sec Max : +3 C/sec Max : +1 C/sec Max : -6 C/sec Min : -2 C/sec Min : +1
More informationSelection and Application of Board Level Underfill Materials
Selection and Application of Board Level Underfill Materials Developed by the Underfill Materials Design, Selection and Process Task Group (5-24f) of the Assembly and Joining Committee (5-20) of IPC Supersedes:
More informationHigh Density PoP (Package-on-Package) and Package Stacking Development
High Density PoP (Package-on-Package) and Package Stacking Development Moody Dreiza, Akito Yoshida, *Kazuo Ishibashi, **Tadashi Maeda, Amkor Technology Inc. 1900 South Price Road, Chandler, AZ 85248, U.S.A.
More informationDesign for Flip-Chip and Chip-Size Package Technology
Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability
More informationReflow Profiling: Time a bove Liquidus
Reflow Profiling: Time a bove Liquidus AIM/David Suraski Despite much research and discussion on the subject of reflow profiling, many questions and a good deal of confusion still exist. What is clear
More informationcontaminated, or if the location of the assembly house is well above sea level.
VAPOR PHASE REFLOW S EFFECT ON SOLDER PASTE RESIDUE SURFACE INSULATION RESISTANCE Karen Tellefsen. Mitch Holtzer, Corne Hoppenbrouwers Alpha Assembly Solutions South Plainfield, NJ, USA Roald Gontrum SmartTech
More informationEPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS
As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic
More informationAutomotive Electronic Material Challenges. Anitha Sinkfield, Delphi
Automotive Electronic Material Challenges Anitha Sinkfield, Delphi Automotive Electronic Material Challenges Project Update About inemi Project Participants Problem Statement Project Details Summary and
More informationCopper Wire Bonding Technology and Challenges
Copper Wire Bonding Technology and Challenges By Dr Roger Joseph Stierman Date: 21 & 22 October 2013 Venue: SHRDC, Shah Alam, Selangor *2 days training package RM 3,000 per pax [*] * includes hotel accommodation
More informationDEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY
As originally published in the SMTA Proceedings. DEVELOPMENT OF LEAD-FREE ALLOYS WITH ULTRA-HIGH THERMO- MECHANICAL RELIABILITY Pritha Choudhury, Ph.D., Morgana Ribas, Ph.D., Ranjit Pandher, Ph.D., Anil
More informationThe Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish
The Morphology Evolution and Voiding of Solder Joints on QFN Central Pads with a Ni/Au Finish Julie Silk 1, Jianbiao Pan 2, Mike Powers 1 1 Agilent Technologies, 1400 Fountaingrove Parkway, Santa Rosa,
More informationLead Free No Clean Solder Paste 4900P Technical Data Sheet 4900P
Description MG Chemicals has developed a unique flux system designed specifically for high temperature lead free alloys. It provides the fluxing activity levels that promote thermal stability and prevents
More informationElectromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads
JOURNAL OF APPLIED PHYSICS VOLUME 96, NUMBER 8 15 OCTOBER 2004 Electromigration failure mechanisms for SnAg3.5 solder bumps on Ti/Cr-Cu/Cu and Ni P /Au metallization pads T. L. Shao, Y. H. Chen, S. H.
More informationAnti-collapse Reflow Encapsulant Technology for FCOF. IMAPS Flip-Chip 2003, Austin TX
Anti-collapse Reflow Encapsulant Technology for FCOF IMAPS Flip-Chip 2003, Austin TX Overview Background Problem Statement Development Process Timeline Anti-collapse approaches Test Methodology Results
More informationNo-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability
No-Clean Flux Residue and Underfill Compatibility Effects on Electrical Reliability Eric Bastow Indium Corporation Utica, NY No-clean soldering processes dominate the commercial electronics manufacturing
More informationALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY
ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY Herbert J. Neuhaus, Ph.D., and Charles E. Bauer, Ph.D. TechLead Corporation Portland, OR, USA herb.neuhaus@techleadcorp.com ABSTRACT Solder
More informationEffects of Solder Reflow Conditions on the Assembly of Electronics Packaging and Printed Circuit Boards
Effects of Solder Reflow Conditions on the Assembly of Electronics Packaging and Printed Circuit Boards Gregory K. Arslanian, Minfa Lin, Amy Wressell, Tom Mebrahtu, Victor Wang Air Products and Chemicals
More informationLead-Free Inspection Methods. Tom Perrett Marketing Manager Soldertec & Keith Bryant European Sales Manager Dage Precision Industries
Lead-Free Inspection Methods Tom Perrett Marketing Manager Soldertec & Keith Bryant European Sales Manager Dage Precision Industries Overview Look at the solder!! ICP 610D Lead detection fluids Microsectioning
More informationTHERMAL CYCLING RELIABILITY OF CHIP RESISTOR LEAD FREE SOLDER JOINTS
THERMAL CYCLING RELIAILITY OF CHIP RESISTOR LEAD FREE SOLDER JOINTS Jeffrey C. Suhling, H. S. Gale, R. Wayne Johnson, M. Nokibul Islam, Tushar Shete, Pradeep Lall, Michael J. ozack, John L. Evans Center
More informationTECHNICAL DATA SHEET 1 P a g e Revised January 9, 2014
1 P age Revised January 9, 2014 TAIYO PSR-4000 CC01SE (UL Name: PSR-4000JV / CA-40JV) LIQUID PHOTOIMAGEABLE CURTAIN COAT SOLDER MASK Curtain Coat Application Aqueous Developing Solder Mask RoHS Compliant
More informationAdvancements In Packaging Technology Driven By Global Market Return. M. G. Todd
Advancements In Packaging Technology Driven By Global Market Return M. G. Todd Electronic Materials, Henkel Corporation, Irvine, California 92618, USA Recently, the focus of attention in the IC packaging
More informationLead-Free Connectors - An Overview
Lead-Free Connectors - An Overview Pete Elmgren Molex Inc. 15 August 2003 Introduction For more than 50 years, lead-bearing solders have been used almost exclusively throughout the electronics industry
More informationLead-free soldering materials, some considerations. Presented at FHI conference, Gorinchem November 2005
Lead-free soldering materials, some considerations Presented at FHI conference, Gorinchem November 2005 Outline Present situation in Europe towards RoHS Industry status Lead-free soldering materials Getting
More informationA STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS
A STUDY OF THE ENEPIG IMC FOR EUTECTIC AND LF SOLDERS G.Milad, D.Gudeczauskas, G.Obrien, A.Gruenwald Uyemura International Corporation Southington, CT ABSTRACT: The solder joint formed on an ENEPIG surface
More informationWafer Level Chip Scale Package (WLCSP)
Freescale Semiconductor, Inc. Application Note Document Number: AN3846 Rev. 4.0, 8/2015 Wafer Level Chip Scale Package (WLCSP) 1 Introduction This application note provides guidelines for the handling
More informationCeramic Column Grid Array Design and Manufacturing Rules for Flight Hardware
GODDARD TECHNICAL STANDARD GSFC-STD-6001 Goddard Space Flight Center Approved: 02-22-2011 Greenbelt, MD 20771 Expiration Date: 02-22-2016 Superseding GSFC-STD-XXXXR Ceramic Column Grid Array Design and
More informationInfluence of Thermal Cycling on the Microstructure and Shear Strength of Sn3.5Ag0.75Cu and Sn63Pb37 Solder Joints on Au/Ni Metallization
68 J. Mater. Sci. Technol., Vol.23 No.1, 2007 Influence of Thermal Cycling on the Microstructure and Shear Strength of Sn3.5Ag0.75Cu and Sn63Pb37 Solder Joints on Au/Ni Metallization Hongtao CHEN 1,2),
More informationUltra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes
Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationGreen Product. 2 nd level reliability of tin plated components. Dr. Marc Dittes CAT AIT PGP
Green Product 2 nd level reliability of tin plated components Infineon Outline Experimental parameters Testboard, paste, components, T-cycling, Shear test Reflow profile SnPbAg Reflow profile SnAgCu Reliability
More informationSystem Level Effects on Solder Joint Reliability
System Level Effects on Solder Joint Reliability Maxim Serebreni 2004 2010 Outline Thermo-mechanical Fatigue of solder interconnects Shear and tensile effects on Solder Fatigue Effect of Glass Style on
More informationManufacturing and Reliability Modelling
Manufacturing and Reliability Modelling Silicon Chip C Bailey University of Greenwich London, England Printed Circuit Board Airflow Temperature Stress at end of Reflow Stress Product Performance in-service
More informationMaterial Selection and Parameter Optimization for Reliable TMV Pop Assembly
Selection and Parameter Optimization for Reliable TMV Pop Assembly Brian Roggeman, David Vicari Universal Instruments Corp. Binghamton, NY, USA Roggeman@uic.com Martin Anselm, Ph.D. - S09_02.doc Lee Smith,
More informationAn Innovative High Throughput Thermal Compression Bonding Process
An Innovative High Throughput Thermal Compression Bonding Process Li Ming 2 September 2015 Outline Introduction Throughput improved TCB Process Liquid Phase Contact (LPC) bonding Flux-LPC-TCB under inert
More informationRoHS Compliance Document
D2-Pak RoHS Compliance Document Contents: 1. 2. Solder Reflow 3. Tin Whisker Report D2-pak (3 or 5 Lead) BOM 1 90598-46-2 0.05808 11% 3.8% Lead Frame Copper 0.94840 Die Attach Soft Solder 0.01200 Cu 7440-50-8
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationSOLDER JOINT RELIABILITY TEST SUMMARY
Project Number: SJR Tracking Code: TC0623-SEAF-SJR-1059 Requested by: Jeremy Wooldridge Date: 05/20/2008 Product Rev: D (SEAF), C (SEAM) Part #: SEAF-50-5.0-S-10-2-A/ SEAM-50-2.0-S-10-2-A SEAF-50-6.5-S-10-1-A/
More informationFlip-Chip Underfill: Materials, Process and Reliability
Flip-Chip Underfill: Materials, Process and Reliability Zhuqing Zhang 1, PhD and C.P. Wong 2, PhD 1 Hewlett-Packard Company, Corvallis, OR 97330 2 School of Materials Science and Engineering & Packaging
More informationEliminating Wave Soldering with Low Melting Point Solder Paste ABSTRACT Process Cost Reduction INTRODUCTION
Eliminating Wave Soldering with Low Melting Point Solder Paste Mitch Holtzer and Tuck Weng Mok Alpha, an Alent plc Company 109 Corporate Blvd., South Plainfield, NJ 07080 USA Email: mholtzer@alent.com;
More informationCharacteristics of Solder Paste
Characteristics of Solder Paste Flow Solder paste is a viscous non-newtonian fluid, whose resistance to flow is not constant, and which exhibits shear thinning. This is an essential requirement for printing,
More informationThermal and mechanical reliability tests of plastic core solder balls
Thermal and mechanical reliability tests of plastic core solder balls Author: Maaike M. V. Taklo Company: SINTEF Email: mvi@sintef.no WS on 3D SiP, ESREF 2012 Cagliari, Italy, October 1st, 2012 Page 1
More informationLow Cycle Fatigue Testing of Ball Grid Array Solder Joints under Mixed-Mode Loading Conditions
Tae-Sang Park Mechatronics & Manufacturing Technology Center, Corporate Technology Operations, Samsung Electronics Co., LTD, 416, Maetan-3Dong, Yeongtong-Gu, Suwon-City, Gyeonggi-Do, 443-742, Korea e-mail:
More informationAtmosphere Effect on Soldering of Flip Chip Assemblies. C. C. Dong Air Products and Chemicals, Inc. U.S.A.
Atmosphere Effect on Soldering of Flip Chip Assemblies C. C. Dong Air Products and Chemicals, Inc. U.S.A. Atmosphere Effect on Soldering of Flip Chip Assemblies Abstract An experimental study was conducted
More informationWorld Academy of Science, Engineering and Technology International Journal of Electronics and Communication Engineering Vol:3, No:11, 2009
International Science Index, Electronics and Communication Engineering waset.org/publication/5181 Effect of Curing Profile to Eliminate the Voids / Black Dots Formation in Underfill Epoxy for Hi-CTE Flip
More informationCopyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply
Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics
More informationLead Free Assembly: A Practical Tool For Laminate Materials Selection
Lead Free Assembly: A Practical Tool For Laminate Materials Selection Erik J. Bergum David Humby Isola Abstract: The impending European RoHS legislation, restricting the use of lead containing solders,
More informationThe Effect of Cu and Ni on the Structure and Properties of the IMC Formed by the Reaction of Liquid Sn-Cu Based Solders with Cu Substrate
WDS'08 Proceedings of Contributed Papers, Part III, 220 224, 2008. ISBN 978-80-7378-067-8 MATFYZPRESS The Effect of Cu and Ni on the Structure and Properties of the IMC Formed by the Reaction of Liquid
More informationA Supplier s Perspective on the Development of Lead-free Soldering Materials
A Supplier s Perspective on the Development of Lead-free Soldering Materials Keith Howell Nihon Superior Silicon Valley Chapter 13 November 2012 Agenda Solder Paste Flux Development Voiding Head-in-pillow
More informationThe hand soldering process can therefore be defined by the following steps ;
Hand Soldering with Lead Free Alloys Introduction As companies start to implement lead free soldering processes, hand soldering and associated techniques have been identified as key functions in the manufacturing
More informationPackage Mounting Guide BGA
Package Mounting Guide Revision 1.0 2017-03 2017-03-17 1 / 16 Rev. 1.0 2017 Toshiba Corporation Table of Contents Package Mounting Guide Preface... 4 Purpose of this document... 4 Intended Audience...
More informationRe tinning Components for Hi Rel Assembly
Hi rel Soldering Re tinning Components for Hi Rel Assembly Alan Cable, President, ACE Production Technologies Lead tinning has experienced a surge in popularity recently for a number of reasons, even though
More informationPower quad flat no-lead (PQFN) package
NXP Semiconductors Application Note Document Number: AN2467 Rev. 5.0, 7/2016 Power quad flat no-lead (PQFN) package 1 Purpose This document provides guidelines for handling and assembly of NXP PQFN packages
More informationYOUR Strategic TESTING ENGINEERING CONCEPT SMT FLIP CHIP PRODUCTION OPTO PACKAGING PROCESS DEVELOPMENT CHIP ON BOARD SUPPLY CHAIN MANAGEMENT
YOUR Strategic TECHNOLOGY PARTNER Wafer Back-End OPTO PACKAGING PROCESS DEVELOPMENT CONCEPT FLIP CHIP PROTOTYping ENGINEERING TESTING SMT PRODUCTION CHIP ON BOARD SUPPLY CHAIN MANAGEMENT Next Level 0f
More informationEffect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die.
Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan
More informationGreen Environmentally Friendly Technology For Tantalum And Niobium Oxide Capacitors
CARTS Europe 2004: 18 th Annual Passive Components Conference, October 18-21, 2004 Green Environmentally Friendly Technology For Tantalum And Niobium Oxide Capacitors F.Priban, T.Zednicek, S.Zednicek,
More informationRecent Advances in Die Attach Film
Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The
More informationDSP 798LF (Sn42/Bi58) LEAD FREE WATER SOLUBLE SOLDER PASTE
LF217. 798LF Rev.A TECHNICAL DATA SHEET TECHNICAL SPECIFICATIONS LF217. 798LF Rev DSP 798LF (Sn42/Bi58) LEAD FREE WATER SOLUBLE SOLDER PASTE CORPORATE HEADQUARTERS USA: 315 Fairbank St. Addison, IL 630-628-8083
More informationHead-in-Pillow BGA Defects Karl Seelig AIM Cranston, Rhode Island, USA
Head-in-Pillow BGA Defects Karl Seelig AIM Cranston, Rhode Island, USA Head-in-pillow (HiP), also known as ball-and-socket, is a solder joint defect where the solder paste deposit wets the pad, but does
More informationTAIYO PSR-4000 LDI (US) (UL Name: PSR-4000 JA / CA-40 JA)
TAIYO PSR-4000 LDI (US) (UL Name: PSR-4000 JA / CA-40 JA) LASER DIRECT IMAGING SOLDER MASK For LDI Exposing Available in Green, Blue, Black and Red Satin Finish Halogen-Free RoHS Compliant Compatible with
More informationEffects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Alloys
Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Kazuki Tateyama, Hiroshi Ubukata*, Yoji Yamaoka*, Kuniaki Takahashi*, Hiroshi Yamada** and Masayuki Saito
More informationCOMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS
As originally published in the SMTA Proceedings. COMPONENT LEVEL RELIABILITY FOR HIGH TEMPERATURE POWER COMPUTING WITH SAC305 AND ALTERNATIVE HIGH RELIABILITY SOLDERS Thomas Sanders, Sivasubramanian Thirugnanasambandam
More informationReliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S.
Reliability of Interconnects in LED Lighting Assemblies Utilizing Metal Clad Printed Circuit Boards Stefano Sciolè BDM I.M.S. Henkel Electronic Materials Agenda 1. Introduction 2. Motivation 3. Interconnect
More informationDallas Semicoductor DS80C320 Microcontroller
Construction Analysis Dallas Semicoductor DS80C320 Microcontroller Report Number: SCA 9702-525 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:
More informationThermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates. Abstract.
Thermosonic Gold Ball Bonding to Immersion Gold/Electroless Nickel Plating Finishes on Laminate MCM Substrates Chris Dunn, R. Wayne Johnson Mike Bozack Auburn University 200 Broun Hall, EE Dept. Auburn,
More informationNew Pb-Free Solder Alloy for Demanding Applications. Presented by Karl Seelig, VP Technology, AIM
New Pb-Free Solder Alloy for Demanding Applications Presented by Karl Seelig, VP Technology, AIM Why REL? The evolution and expansion of electronics into more harsh operating environments performing more
More informationCleaning Before Coating. Presented by Jigar Patel, Senior Process Engineer
Cleaning Before Coating Presented by Jigar Patel, Senior Process Engineer Cleaning Before Coating Influencing factors Failure mechanisms Coating failures Cleaning before coating Analytics and test methods
More informationSCV Chapter, CPMT Society, IEEE September 14, Voids at Cu / Solder Interface and Their Effects on Solder Joint Reliability
Voids at / Solder Interface and Their Effects on Solder Joint Reliability Zequn Mei, Mudasir Ahmad, Mason Hu, Gnyaneshwar Ramakrishna Manufacturing Technology Group Cisco Systems, Inc. Acknowledgement:
More informationDie Attach Film Performance in 3D QFN Stacked Die.
Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan Malaysia 43600 UKM Bangi, Selangor
More informationLow Cost Flip Chip Bumping
Low Cost Flip Bumping Thomas Oppert, Thorsten Teutsch, Elke Zakel Pac Tech Packaging Technologies GmbH Am Schlangenhorst 15 17 D-14641 Nauen, Germany Phone: +49 (0)3321/4495 0 Fax: +49 (0)3321/4495 23
More informationTest Methods for Evaluating the Reliability of PCB Finishes using Lead-Free Alloys - A Guide
NPL Report MATC(A) 107 Test Methods for Evaluating the Reliability of PCB Finishes using Lead-Free Alloys - A Guide Milos Dusek & Christopher Hunt April 2002 Test Methods for Evaluating the Reliability
More informationNewsletter. Test Services & Failure Analysis Laboratory. April The Reality of Flip-Chip Solder Bump Electromigration Failure INSIDE THIS ISSUE
Test Services & Failure Analysis Laboratory April 2008 Newsletter INSIDE THIS ISSUE Features Solder Bump Electromigration Failure Solder Joint Failure Criteria External Inspection of PCBs Hollow Fibers
More informationDevelopment of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy
Development of an Low Cost Wafer Level Flip Chip Assembly Process for High Brightness LEDs Using the AuSn Metallurgy Gordon Elger, Rafael Jordan, Maria v. Suchodoletz and Hermann Oppermann Fraunhofer Institute
More informationSoldering Immersion Tin
Soldering Immersion Tin Rick Nichols and Sandra Heinemann Atotech Deutschland GmbH Berlin, Germany Abstract The stimulating impact of the automotive industry has sharpened focus on immersion tin (i-sn)
More informationImpact of Intermetallic Growth on the Mechanical Strength of Pb-Free BGA Assemblies
Impact of Intermetallic Growth on the Mechanical Strength of Pb-Free BGA Assemblies Patrick Roubaud, Grace Ng, Greg Henshall Hewlett Packard Ronald Bulwith, Robert Herber - Alpha Metals Swaminath Prasad,
More informationPCB Technologies for LED Applications Application note
PCB Technologies for LED Applications Application note Abstract This application note provides a general survey of the various available Printed Circuit Board (PCB) technologies for use in LED applications.
More informationPower Electronics Packaging Solutions for Device Junction Temperature over 220 o C
EPRC 12 Project Proposal Power Electronics Packaging Solutions for Device Junction Temperature over 220 o C 15 th August 2012 Page 1 Motivation Increased requirements of high power semiconductor device
More informationA COMPARISON OF TIN-SILVER-COPPER LEAD-FREE SOLDER ALLOYS Karl Seelig and David Suraski AIM, Incorporated
A COMPARISON OF TIN-SILVER-COPPER LEAD-FREE SOLDER ALLOYS Karl Seelig and David Suraski AIM, Incorporated info@aimsolder.com ABSTRACT As the electronics industry begins to focus upon the tin-silver-copper
More informationAn Advanced Reliability Improvement and Failure Analysis Approach to Thermal Stress Issues in IC Packages
An Advanced Reliability Improvement and Failure Analysis Approach to Thermal Stress Issues in IC Packages Michael Hertl 1, Diane Weidmann 1, and Alex Ngai 2 1 Insidix, 24 rue du Drac, F-38180 Grenoble/Seyssins,
More informationDSP 865A (Sn/Ag/Cu) LEAD FREE NO CLEAN SOLDER PASTE
SN/AG/CU. 862 Rev.A TECHNICAL DATA SHEET TECHNICAL SPECIFICATIONS SN/AG/CU. 862 Rev DSP 865A (Sn/Ag/Cu) LEAD FREE NO CLEAN SOLDER PASTE CORPORATE HEADQUARTERS USA: 315 Fairbank St. Addison, IL 60101! 630-628-8083!
More information