Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs
|
|
- Marcus Craig
- 6 years ago
- Views:
Transcription
1 Improvement of Laser Fuse Processing of Fine Pitch Link Structures for Advanced Memory Designs Joohan Lee, Joseph J. Griffiths, and James Cordingley GSI Group Inc. 60 Fordham Rd. Wilmington, MA Abstract Metal fuses for laser redundant links have been widely used for years in laser repair application to enhance yield. Shrinking design rules in IC fabrication have necessitated decreased fuse pitches in the redundancy circuitry. Current infrared (IR) lasers are facing the 2um pitch barrier due to the diffraction limited spot size and depth of focus (DOF) capabilities. In this work, we present experimental results showing how we have achieved successful laser cut processes of future metal fuse structures down to 1.0um pitch using a combination of the small spot of short wavelength laser and the polarization effect to tightly pitched neighbor structures. Inline polarization with link length minimizes the adjacent link damages and thus improves the energy process window for robust cutting. Electrical measurement data of metal link structures with various pitches, metal width and top passivation thicknesses shows the importance of controlling of top oxide thickness on the fine pitch structure. This enabling technology provides a viable production solution for laser fuse processing down to 45nm node technology and below. I. Introduction One of the more established final steps in fabricating ICs with circuit redundancy, such as memory, involves laser processing of fuses (or links) to disable defective circuit elements and replace them with good redundant ones [1]. Polysilicon has been widely used for link material due to its superior cut quality from unique material properties. However, due to the high resistance and complex fabrication process limitations of deeply buried polysilicon fuses, industry has driven the migration of fuse material to aluminum. Copper has been also used as link material for high performance logic devices and high speed SRAM due to its enormous benefits when compared to aluminum, such as its low resistance, power dissipation, manufacturing cost and superior resistance to electromigration. Recently, those benefits have made even DRAM makers investigate Copper to replace Al for materialization in their chips. In the laser processes of the polysilicon, Al or Cu links, IR laser wavelengths, such as 1.064μm Nd:YAG, 1.047μm Nd:YLF and 1.342μm Nd:YVO 4 lasers have been widely used due to their relatively stable processes, favorable absorption characteristics of Si and acceptable process windows. In previous works, we explored the failure mechanism and status of current laser cut processes of those two major materials (Aluminum and Copper) [1]-[4]. In the works, lower corner cracking as well as substrate and neighbor damages were discussed in-depth and we defined the laser energy process window based on the finite element simulation results and various experimental observations. The design rules of the IC fabrication process have decreased over the past 20 years. The continuous shrinking of transistor device dimensions of Si CMOS technology has been the main driver for the scaling of laser fuse repair technology. Because the density of memory cells has been of primary importance in reducing their cost, the reduction in cell size has been achieved by
2 the use of smaller interconnect line width as well as by the cell structure complexity [5]. With this trend, decreased fuse pitches have been required in the redundancy circuitry and the demand for even smaller fuse pitch has been accelerated for advanced generations of state-of-the art memory designs The resulting decreased fuse pitch and size have necessitated a laser process with smaller minimum spot size and better focus margin in order to avoid damage to adjacent fuse structures. Furthermore, processing of reduced fuse metal line widths using laser beam increases the chance for lower-corner cracking and neighbor link damage due to metallization with high aspect ratios and tightly pitched metal lines. Therefore, clean cutting with low laser energies combined with excellent beam positioning accuracy has also become more desirable for shrinking fuse pitch structures that tend to be more susceptible to laser damage than Si substrate. However, conventional 1.0~1.3μm wavelength lasers have demonstrated limited capability as an acceptable and reliable production process below approximately 2.0μm pitch structures due to their diffraction limited spot size and depth of focus (DOF) capabilities. As fuse pitches continue to decrease, the limitation from neighbor fuse damage, as a major failure mode, for fine pitch fuse structures has eliminated the advantage of less damage to Si substrate from a 1.3μm laser. As a result, new production-proven laser processing solutions needed to be established to support advanced generations of devices. Extensive manufacturing and qualification studies have been conducted in order to achieve robust laser fuse processing with small spot sizes, large focus margins and excellent beam positioning accuracy, thereby yielding a practical and viable laser fusing system for both current & future fine pitch processes. This paper reports experimental results that were obtained with laser fuse processing of stateof-the-art memory devices with a short wavelength laser (532nm) that allows a much smaller spot and a larger depth of focus window than conventional laser wavelengths. Specially, polarization effects of the irradiating laser beam with regard to the coupling into the targeted link as well as neighbor link structures are reported on and discussed. Also, an analysis of various fuse structures, with variations of fuse pitch, width and top passivation, provides an understanding of laser fuse processing of ultra-fine pitch structures down to 0.8um pitch. II. Experimental setup The test wafer, with aluminum lines, was fabricated using a standard two-level metal CMOS process for this particular short wavelength laser experiment. The upper metallization, used for this study, was sputtered Al (1% Si, 0.5% Cu) and etched to form variously wide fuses and 0.4μm thick lines. The Al lines were undercoated with 0.02μm and 0.01μm thick TiN/Ti layers, respectively. In addition, these lines are overcoated with 0.1μm/0.01μm thick TiN/Ti layers. This produces a thickness of whole metal line stack of 0.54μm. A passivation layer, consisting of various thicknesses of SiO 2, covered the metallization for the purpose of reliability during the laser process. There are 6 pitches ranging from 0.8μm~1.8μm with a 0.2μm step. Also, each pitch has 5 different fuse widths (0.2μm~0.6μm with a 0.1μm step). The Passivation layer of SiO 2 was etched to form 3 different thicknesses for these experiments and the thicknesses are 3100, 3400 and 4900, on average, across each wafer (3 wafers in total). Therefore, there are a total of 90 different linear aluminum fuse structures. Each structure is designed to have two different formats; one is to check the cut quality (parallel structures to blow all links as shown in Fig. 1 and 2) and the other is to check for damage to adjacent structures in order to ensure the acceptability of cut processing (serial structures to blow every other link as shown in Fig 3). Electrical measurements were conducted after microscopic observations of the processed cut fuse structures.
3 The laser system used to perform these experiments was a GSI Group M555 laser fuse processing system. The system employs a diodepumped, Q-switched, frequency doubled Nd:YVO 4 laser (532nm) operated in the saturated singlepulse mode. Pulses, with lengths of approximately 13ns in FWHM scale, were directed through focusing optics to produce a beam of 1/e e diameter of 0.7~1.8μm spot at focus. The positioning accuracy of the laser system was less than 0.15μm. III. Process Studies of Different Polarization Effects In order to control and minimize the hole size at cut sites after laser irradiation, the effect of polarization was investigated experimentally. Laser pulses with three different polarizations, along the link (inline), circular, and across the link (cross), were applied on the same structures and the three process windows of interest (energy, alignment, and focus) were examined. It was found that a great improvement in all process windows could be attained by choosing the correct polarization. Fig. 1 shows failed cuts due to the large holes at the cut sites processed with cross polarization. Those large holes are thought to be caused by propagating lower-corner cracks and thus causing neighbor link damages. previous experiment were used except for the different polarization. No large holes were noticed and materials at the cut sites (links) were clearly removed. Based on the experimental observations, it is considered that cross polarization has higher chance for large holes at cut sites which causes neighbor structure damage. The detailed discussion of this mechanism will be followed in a later section with simulation results. All of the energy, alignment and focus studies were conducted using 3 different polarizations for all different structures with various pitches, metal line widths and passivation thicknesses. Each process windows were decided by microscopic observations. Fig. 4 shows results of relative energy process windows of links processed with 3 different polarizations. Fig. 2. Top view image of successful cuts from using inline polarization. Pitch: 1.0μm, link width: 0.4μm. Processed with 0.9μm spot and a laser energy of 0.10μJ. The links are parallel structures to check cut quality of targeted structures. Fig. 1. Top view image of failed cuts due to the large holes that cause neighbor link damage. Pitch: 1.0μm, link width: 0.4μm. Processed with cross polarization, 0.9μm spot and a laser energy of 0.10μJ. Parallel structures to check cut quality of targeted structures. On the other hand, Fig. 2 displays successfully cut structures by utilizing inline polarization. Same laser parameters and link structures as the Fig. 3. Top view image of successful cuts from using inline polarization. Pitch: 1.4μm, link width: 0.5μm. Processed with 0.9μm spot and a laser energy of 0.10μJ. The links are serial structures for checking neighbor structure damage and supposed to irradiate laser beams every other links. The relative energy process window is defined by half the ratio of the difference between high and low end energies of the process window (E h -E l ) to
4 the average energy ( E a = (E h +E l ) / 2 ). Relative Process Window 1 Eh E = 2 E This normalized, non-dimensional term considers the performance of the laser systems clearly and eliminates the dependence of absolute energy to determine the performance the characteristics of different laser systems [4]. As can be clearly seen in Fig. 4~6, inline polarization improved all of three process windows especially for structures with pitches of less than 1.6μm. These results indicate that inline polarization is more reliable for tight fuse pitch structures. Also, based on the observations that all process windows were limited by neighbor link damage, inline polarization is thought to have less energy absorption into neighbor links. Each data point in figure 4~6 indicates an average value for all various widths and top passivation structures for a specified pitched structure. It is also noted that 0.8μm was not considered due to the poor electrical results; this tight fuse pitch structure will be discussed in the following section. a l significant for different polarization with a decrease in fuse pitch. When the pitch is large enough, the relative energy process windows for all types of polarization converge and it is thought that the process performance results for cross polarization will exceed the other two types of polarizations for greater than 1.8μm pitch. Positioning Margin (um) Fuse pitch (um) Cross Circular Inline Fig. 5. Results of alignment margin with a variation of polarization. Spot size: 0.9μm, laser energy: 0.10μJ % 4.0 Energy Process Window (%) 70% 60% 50% 40% 30% 20% 10% 0% Fuse pitch (um) Focus Margin (um) Fuse pitch (um) Cross Circular Inline Cross Circular Inline Fig. 4. Results of energy process windows with a variation of polarization. Spot size: 0.9μm. It is interesting to note that the differences of the relative energy process window become Fig. 6. Results of focus margin with a variation of polarization. Spot size: 0.9μm, laser energy: 0.10μJ. Not only the energy, but alignment positioning and focus windows also converge when the link pitch gets large enough to change the major failure mode from adjacent link damage to other failure
5 mechanisms, such as Si substrate damage or link material leftover. In the case of focus margin, cross polarization provides the benefit of clean material removal and allows larger focus margin than the other two polarizations. Figures 5 and 6 show results from alignment positioning and focus studies for 3 polarizations respectively. It shows results that are consistent with the energy studies that inline polarization works best for ultra-fine pitch structures. Microscopic inspection revealed that all the windows were limited by the adjacent fuse damage for the cases of ultra-fine fuse pitch structures (< 1.6um). Therefore, we concludes that inline polarization is less process susceptible to adjacent fuse damage limitations at these aggressive pitches. In order to understand these phenomena, simulations were performed to measure the absorption into the targeted link in conjunction with varying the polarization. For these simulations, a commercial ZEMAX model was used. Fig. 7 shows that intensity absorption changes with a variation of polarization from simulations and the schematic of a cross-sectional view of the metal link structure. The metal line that formed from plasma etching process has a trapezoidal shape in cross section as shown in the drawing. Therefore, it has an angle of less than 90 with the incident laser beam. This angle is specified as θ in the drawing. Laser Beam Cross θ Circular Inline Al link with a change of incident angle of laser beam. This explains two things. First, less absorption into the sidewalls of link structure will help the targeted link avoid creating lower-corner cracking. This is because most of laser beam will heat the top part of the link and generate upper-corner faster cracking than circular or cross polarization modes. As mentioned previously, a large hole created by lower-corner cracking will cause neighbor structure damage. On the other hand, cross polarization (as shown in Figure 7) will have more absorption into the lower-corner of metal line as well as sidewall, thereby presenting a higher likelihood for lowercorner cracking. The propagating cracks from lower-corner will generate a large hole and damage the adjacent link structures especially when the pitch is tight. However, Fig. 7 indicates a more efficient absorption into the targeted link with crosspolarization compared to the other two types of polarizations. Therefore, it is considered that cross polarization can remove the material more efficiently. This suggests that relatively large pitched structures will gain a benefit from cross polarization. Second, the absorption changes with polarization type can also be used for the explanation of absorption into the neighbor link. If we assume that there is a slight absorption into the sidewall of neighbor link from the laser beam irradiation (Gaussian spatial shaped beam), inline polarization will have the smallest coupling into the neighbor link structure due to the absorption phenomena in Fig. 6. Cross polarization will tend to have more absorption into the sidewall of neighbor link and therefore damage the structure sooner than inline polarization. Fig. 7. Simulation results showing that absorption of laser changes with a variation of incident angle on the side wall of link. (x axis: incident angle (θ), y axis: relative intensity absorption (%)). The graph shows that inline polarization has the smallest coupling into the sidewall of link structure IV. Fuse Structure Optimization Various fuse metal structure designs and laser parameters were tried and the results were measured electrically to ensure the practical implementation of the 532nm wavelength laser on
6 future metal structures as well as current and ultra-fine pitch metal structures in production today. Fuse structures were processed with the 532nm wavelength laser with 0.9μm spot and inline polarization. This parameter setting (spot size and polarization) was determined based on experimental data with various spots and polarizations. Specifically, the effect of oxide thickness of top passivation and the link width on yield after repair were considered. Three different passivation thicknesses (3100, 3400, and 4900) and five different fuse widths (0.2μm, 0.3μm, 0.4μm, 0.5μm and 0.6μm) were taken into consideration. Fig. 8 displays electrical test results with a variation of fuse pitch for three different passivation thicknesses. Structures with relatively thin passivation on top (3100 and 3400) show stable electrical results down to 1.0μm pitch. The acceptable FTA is defined to be higher than 99.0%. However, the thick passivation structure (4900) resulted in instable FTA when it is pitched below 1.6μm. This indicates that the importance of controlling of passivation thickness as well as limitation of possibly shrinkable fuse pitch based on the current structure. Previous simulation results showed that higher chance for large hole at the cut site for deeply buried structures with thicker oxide on the top. This is due to the more focused tensile stress at the lower-corners having thick passivation. Visual inspection of the various blown links under microscope also confirms this and adjacent structure damage was more noticed in the structures with 4900 thick passivation. Fig. 8. Yield after repair with a variation of link pitch for 3 different top oxide thickness structures. 100% yield indicates electrical test of all adjacent link structures passed the test and not damaged. When the fuse pitch reaches 0.8μm, yield after repair of all the structures starts to fall and none of the structures showed acceptable yield. However, it is clear that thicker passivation shows significantly poor yield as fuse pitch shrinks. As a result, we conclude that the optimum passivation thickness is under Fig. 9 presents the electrical test results of fuse structures with a variation of fuse link width. Specially, thicker passivation of top of link structure deteriorates the yield result significantly, which is the same as aforementioned case. It has been reported that narrower metal link increases the probability of generating cracks from the lower-corners as well as upper-corners of metal line [6]. In Fig. 9, yield decreases with a narrower metal link for all passivation thicknesses and visual inspection revealed that the hole size at cut sites got significantly large for narrower structures, thereby generating adjacent link damage. Furthermore, it is thought that thick passivation with narrower link width shows the most significant fall in yield. It is due to the fact that a narrower link with thicker passivation decreases the stress difference between the upper and lower-corners or even more stress focused on lower-corners, thereby creating large holes at a cut site by propagation of lower-corner crack. On the other hand, the results in Fig. 9 describe FTA (%) 100.0% 90.0% 80.0% 70.0% that a controlled thin passivation can help yield a more stable process for narrow link structures to some extent. 60.0% 50.0% fuse pitch (um) Ox 3100A Ox 3400A Ox 4900A
7 References FTA (%) % 95.0% 90.0% [1] J. Lee, J. Ehrmann, D. Smart, J. Griffiths and J. Bernstein Analyzing the process window for laser copper-link procssing Solid State Technology, pp , December, % 80.0% fuse width (um) Ox 3100A Ox 3400A Ox 4900A Fig. 9. Yield after repair with a variation of link width for 3 different top oxide thickness structures. A 100% FTA indicates electrical test of all adjacent link structures passed the test. V. Conclusions We have shown successful laser fuse cutting of ultra-fine pitch structures down to 1.0μm using a small spot 532nm wavelength laser through visual observations and electrical tests. It was found, through experimental observations, that significant process improvement in energy, alignment position and focus windows can be attained during laser processing of ultra-fine pitch metal line structures by choosing the correct polarization. In the processing of fine pitch structures, all process windows are limited by neighbor link damage from the direct laser coupling into the adjacent structures. Inline polarization can help mitigate this effect and improve the overall process window. [2] T. Kikkawa, Quarter-micron interconnection technologies for 256M Drams, Extended Abstracts, Int. Conf. Solid Devices and Materials, pp , [3] J. B. Bernstein, J. Lee, G. Yang, and T. Dahmas, Analysis of laser metal-cut energy process window, IEEE Semicondut. Manufact., vol. 13, no. 2, pp , [4] J. Lee, J. B. Bernstein, Analysis of energy process window of laser metal pad cut link structure, IEEE Semicondut. Manufact., vol. 16, no. 2, pp May [5] J. Lee and J. Griffiths Analysis of laser metal cut energy process window and improvement of Cu link process by unique fast rise time laser pulse Proceedings of Semiconductor Manufacturing Technology Workshop, pp , Hsinchu, Taiwan, December [6] Y. Shen, S. Suresh, and J. B. Bernstein, Laser linking of metal interconnect: Analysis and design considerations, IEEE Trans. Electron Devices, vol. 42, pp , Mar Neighbor link damage from lower-corner cracking of a targeted link is also one of the critical failure modes as the pitch and width of the fuse decrease with shrinking design rules in CMOS chip fabrication. Thick passivation and high aspect ratio metal lines will shrink the process margins for reliable laser fuse cutting and controlled process optimization is needed for robust laser processing.
Motorola PC603R Microprocessor
Construction Analysis Motorola PC603R Microprocessor Report Number: SCA 9709-551 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780 Fax:
More informationDallas Semicoductor DS80C320 Microcontroller
Construction Analysis Dallas Semicoductor DS80C320 Microcontroller Report Number: SCA 9702-525 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone:
More informationIntel Pentium Processor W/MMX
Construction Analysis Intel Pentium Processor W/MMX Report Number: SCA 9706-540 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More informationRockwell R RF to IF Down Converter
Construction Analysis Rockwell R6732-13 RF to IF Down Converter Report Number: SCA 9709-552 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone: 602-515-9780
More informationHitachi A 64Mbit (8Mb x 8) Dynamic RAM
Construction Analysis Hitachi 5165805A 64Mbit (8Mb x 8) Dynamic RAM Report Number: SCA 9712-565 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale, AZ 85255 Phone:
More informationLattice isplsi1032e CPLD
Construction Analysis Lattice isplsi1032e CPLD Report Number: SCA 9612-522 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax: 602-948-1925
More informationEnabling Technology in Thin Wafer Dicing
Enabling Technology in Thin Wafer Dicing Jeroen van Borkulo, Rogier Evertsen, Rene Hendriks, ALSI, platinawerf 2G, 6641TL Beuningen Netherlands Abstract Driven by IC packaging and performance requirements,
More informationSGS-Thomson M17C1001 1Mb UVEPROM
Construction Analysis SGS-Thomson M17C1001 1Mb UVEPROM Report Number: SCA 9612-518 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780
More informationOptimizing the processing of sapphire with ultrashort laser pulses
Optimizing the processing of sapphire with ultrashort laser pulses Geoff Lott 1, Nicolas Falletto 1, Pierre-Jean Devilder, and Rainer Kling 3 1 Electro Scientific Industries, Eolite Systems, 3 Alphanov
More informationTSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development
TSV Processing and Wafer Stacking Kathy Cook and Maggie Zoberbier, 3D Business Development Outline Why 3D Integration? TSV Process Variations Lithography Process Results Stacking Technology Wafer Bonding
More informationVLSI Systems and Computer Architecture Lab
ΚΥΚΛΩΜΑΤΑ VLSI Πανεπιστήμιο Ιωαννίνων CMOS Technology Τμήμα Μηχανικών Η/Υ και Πληροφορικής 1 From the book: An Introduction ti to VLSI Process By: W. Maly ΚΥΚΛΩΜΑΤΑ VLSI Διάρθρωση 1. N well CMOS 2. Active
More information5.8 Diaphragm Uniaxial Optical Accelerometer
5.8 Diaphragm Uniaxial Optical Accelerometer Optical accelerometers are based on the BESOI (Bond and Etch back Silicon On Insulator) wafers, supplied by Shin-Etsu with (100) orientation, 4 diameter and
More informationComputation and analysis of temperature distribution in the crosssection
Computation and analysis of temperature distribution in the crosssection of the weld Vee John Inge Asperheim, Bjørnar Grande, Leif Markegård, ELVA Induksjon a.s James E. Buser, ELVA Induction inc. Patrick
More informationFig1: Melt pool size of LAMP vs. µlamp. The LAMP process s melt pool is x the area of the LAMP s melt pool.
Proceedings of the 4th Annual ISC Research Symposium ISCRS 2010 April 21, 2010, Rolla, Missouri LOW COST IMAGING OF MELTPOOL IN MICRO LASER AIDED MANUFACTURING PROCESS (µlamp) ABSTRACT This paper describes
More information"ewlb Technology: Advanced Semiconductor Packaging Solutions"
"ewlb Technology: Advanced Semiconductor Packaging Solutions" by Sharma Gaurav@, S.W. Yoon, Yap Yok Mian, Shanmugam Karthik, Yaojian Lin, Pandi C. Marimuthu and Yeong J. Lee* STATS ChipPAC Ltd. 5 Yishun
More information2006 UPDATE METROLOGY
INTERNATIONAL TECHNOLOGY ROADMAP FOR SEMICONDUCTORS METROLOGY THE ITRS DEVED AND INTENDED FOR TECHNOLOGY ASSESSMENT ONLY AND WITHOUT REGARD TO ANY COMMERCIAL CONSIDERATIONS PERTAINING TO INDIVIDUAL PRODUCTS
More informationLecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther
EECS 40 Spring 2003 Lecture 19 Microfabrication 4/1/03 Prof. ndy Neureuther How are Integrated Circuits made? Silicon wafers Oxide formation by growth or deposition Other films Pattern transfer by lithography
More informationVLSI Technology. By: Ajay Kumar Gautam
By: Ajay Kumar Gautam Introduction to VLSI Technology, Crystal Growth, Oxidation, Epitaxial Process, Diffusion Process, Ion Implantation, Lithography, Etching, Metallization, VLSI Process Integration,
More informationLecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1
Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1 LECTURE 030 INTEGRATED CIRCUIT TECHNOLOGY - I (References [7,8]) Objective The objective of this presentation is: 1.) Illustrate integrated
More informationAjay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University
2014 Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University Page1 Syllabus UNIT 1 Introduction to VLSI Technology: Classification of ICs, Scale of integration,
More informationEE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009
Suggested Reading EE40 Lec 22 IC Fabrication Technology Prof. Nathan Cheung 11/19/2009 300mm Fab Tour http://www-03.ibm.com/technology/manufacturing/technology_tour_300mm_foundry.html Overview of IC Technology
More informationSilicon Wafer Processing PAKAGING AND TEST
Silicon Wafer Processing PAKAGING AND TEST Parametrical test using test structures regularly distributed in the wafer Wafer die test marking defective dies dies separation die fixing (not marked as defective)
More informationHigh Throughput Laser Processing of Guide Plates for Vertical Probe Cards Rouzbeh Sarrafi, Dana Sercel, Sean Dennigan, Joshua Stearns, Marco Mendes
High Throughput Laser Processing of Guide Plates for Vertical Probe Cards Rouzbeh Sarrafi, Dana Sercel, Sean Dennigan, Joshua Stearns, Marco Mendes IPG Photonics - Microsystems Division Outline Introduction
More informationNational Semiconductor LM2672 Simple Switcher Voltage Regulator
Construction Analysis National Semiconductor LM2672 Simple Switcher Voltage Regulator Report Number: SCA 9712-570 Global Semiconductor Industry the Serving Since 1964 17350 N. Hartford Drive Scottsdale,
More informationOverview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA
Overview of CMP for TSV Applications Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA Outline TSV s and the Role of CMP TSV Pattern and Fill TSV Reveal (non-selective)
More informationEXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES
EXCIMER LASER ANNEALING FOR LOW- TEMPERATURE POLYSILICON THIN FILM TRANSISTOR FABRICATION ON PLASTIC SUBSTRATES G. Fortunato, A. Pecora, L. Maiolo, M. Cuscunà, D. Simeone, A. Minotti, and L. Mariucci CNR-IMM,
More informationOptimization of optical performances in submicron silicon-on-insulator rib and strip waveguides by H 2 thermal annealing
I N S T I T U T D E R E C H E R C H E T E C H N O L O G I Q U E Optimization of optical performances in submicron silicon-on-insulator rib and strip waveguides by H thermal annealing Erwine Pargon 1, Cyril
More informationExclusive Technology Feature. Failure Analysis On Power MOSFETs With Copper Wire Bonds. Problems Of Decapsulation.
Failure Analysis On Power MOSFETs With Copper Wire Bonds by Huixian Wu, Arthur Chiang, and David Le, Vishay Siliconix, Santa Clara, Calif. ISSUE: March 2012 Copper wire bonds are being used increasingly
More informationIMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY
IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY B. Rogers, C. Scanlan, and T. Olson Deca Technologies, Inc. Tempe, AZ USA boyd.rogers@decatechnologies.com ABSTRACT Fan-Out Wafer-Level Packaging
More informationUltra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes
Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and
More information>10 11 ohm-cm. ε T 11/ε0=6.7, ε T 33/ε0=8.1; Tan δ<0.001
Beta-Barium Borate Crystal BBO Beta-Barium Borate (β-bab2o4 or BBO) is one of the most excellent NLO crystals. Using a newly improved flux method, AOTK now produces highquality BBO crystal with high optical
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationLecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:
EEL6935 Advanced MEMS (Spring 2005) Instructor: Dr. Huikai Xie SOI Micromachining Agenda: SOI Micromachining SOI MUMPs Multi-level structures Lecture 5 Silicon-on-Insulator Microstructures Single-crystal
More informationFigure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.
Figure 2.1 (p. 58) Basic fabrication steps in the silicon planar process: (a) oxide formation, (b) selective oxide removal, (c) deposition of dopant atoms on wafer, (d) diffusion of dopant atoms into exposed
More informationPULSED LASER WELDING
PULSED LASER WELDING Girish P. Kelkar, Ph.D. Girish Kelkar, Ph.D, WJM Technologies, Cerritos, CA 90703, USA Laser welding is finding growing acceptance in field of manufacturing as price of lasers have
More information2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application
2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package pplication Yoshiyuki Hakiri, Katsuhiro Yoshida, Shenghua Li, Makoto Kondoh, Shinjiro Hayashi The Dow Chemical
More informationMultispot laser welding to improve process stability
Lasers in Manufacturing Conference 2015 Multispot laser welding to improve process stability K.S. Hansen a *, F.O. Olsen a, M. Kristiansen b, O. Madsen b a IPU Technology Development, Produktionstorvet
More informationIsolation Technology. Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041
More informationInterconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials
Interconnects Outline Interconnect scaling issues Aluminum technology Copper technology 1 Properties of Interconnect Materials Metals Silicides Barriers Material Thin film Melting resistivity point ( C)
More informationFrom microelectronics down to nanotechnology.
From microelectronics down to nanotechnology sami.franssila@tkk.fi Contents Lithography: scaling x- and y-dimensions MOS transistor physics Scaling oxide thickness (z-dimension) CNT transistors Conducting
More informationVisit
Practical Applications for Nano- Electronics by Vimal Gopee E-mail: Vimal.gopee@npl.co.uk 10/10/12 Your Delegate Webinar Control Panel Open and close your panel Full screen view Raise hand for Q&A at the
More information200mm Next Generation MEMS Technology update. Florent Ducrot
200mm Next Generation MEMS Technology update Florent Ducrot The Most Exciting Industries on Earth Semiconductor Display Solar 20,000,000x reduction in COST PER TRANSISTOR in 30 years 1 20x reduction in
More informationInterlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes. Daniel Stillman, Daniel Fresquez Texas Instruments Inc.
Interlayer Dielectric (ILD) Cracking Mechanisms and their Effects on Probe Processes Daniel Stillman, Daniel Fresquez Texas Instruments Inc. Outline Probe Optimization Why is it needed? Objective and obstacles
More informationSemiconductor Manufacturing Technology. IC Fabrication Process Overview
Semiconductor Manufacturing Technology Michael Quirk & Julian Serda October 00 by Prentice Hall Chapter 9 IC Fabrication Process Overview /4 Objectives After studying the material in this chapter, you
More informationQuantitative thickness measurement of dual layer materials using X-ray absorption-based technique
SIMTech technical reports Volume 8 Number 1 Jan - Mar 7 Quantitative thickness measurement of dual layer materials using X-ray absorption-based technique L. M. Sim and A. C. Spowage Abstract Gray levels
More informationHigh Efficiency UV LEDs Enabled by Next Generation Substrates. Whitepaper
High Efficiency UV LEDs Enabled by Next Generation Substrates Whitepaper Introduction A primary industrial market for high power ultra-violet (UV) LED modules is curing equipment used for drying paints,
More informationVLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras
VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras Lecture - 33 Problems in LOCOS + Trench Isolation and Selective Epitaxy So, we are discussing
More informationRADIATION HARDNESS OF MEMRISTIVE SYSTEMS
RADIATION HARDNESS OF MEMRISTIVE SYSTEMS A. FANTINI ON BEHALF OF IMEC RRAM TEAM AND VU ISDE TEAM Workshop on Memristive systems for Space applications ESTEC - 30/04/2015 OUTLINE Introduction RRAM for space
More informationThree-Dimensional Molded Interconnect Devices (3D-MID)
Jörg Frank Three-Dimensional Molded Interconnect Devices (3D-MID) Materials, Manufacturing, Assembly and Applica ons for Injec on Molded Circuit Carriers Sample Pages ISBN 978-1-56990-551-7 HANSER Hanser
More informationLecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle
Lecture 12 Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12 Evaporation and Sputtering (Metalization) Evaporation For all devices, there is a need to go from semiconductor to metal.
More informationThin Wafers Bonding & Processing
Thin Wafers Bonding & Processing A market perspective 2012 Why New Handling Technologies Consumer electronics is today a big driver for smaller, higher performing & lower cost device configurations. These
More informationElectronics from the Printing Press
Electronics from the Printing Press Hannover Messe 2011 April 4 8, 2011, Hannover Research & Technology Leading Trade Fair for R & D and Technology Transfer Hall 2, Booth C18 Research Teaching Innovation
More informationFs- Using Ultrafast Lasers to Add New Functionality to Glass
An IMI Video Reproduction of Invited Lectures from the 17th University Glass Conference Fs- Using Ultrafast Lasers to Add New Functionality to Glass Denise M. Krol University of California, Davis 17th
More informationFabrication of the Crystalline ITO Pattern by Picosecond Laser with a Diffractive Optical Element
Fabrication of the Crystalline ITO Pattern by Picosecond Laser with a Diffractive Optical Element C.W. Chien and C.W. Cheng* ITRI South Campus, Industrial Technology Research Institute, No. 8, Gongyan
More information1. Introduction. What is implantation? Advantages
Ion implantation Contents 1. Introduction 2. Ion range 3. implantation profiles 4. ion channeling 5. ion implantation-induced damage 6. annealing behavior of the damage 7. process consideration 8. comparison
More informationSpecimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process
Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process by Kozue Yabusaki * and Hirokazu Sasaki * In recent years the FIB technique has been widely used for specimen
More informationCMOS Manufacturing process. Circuit designer. Design rule set. Process engineer. Set of optical masks. Fabrication process.
CMOS Manufacturing process Circuit design Set of optical masks Fabrication process Circuit designer Design rule set Process engineer All material: Chap. 2 of J. Rabaey, A. Chandrakasan, B. Nikolic, Digital
More informationEUV Source Supplier Update, Gigaphoton
EUV Source Supplier Update, Gigaphoton Hakaru Mizoguchi EUV Source Workshop 6 May, 2007 Baltimore, MD, USA Acknowledgments A part of this work was performed under the management of EUVA in the NEDO's R&D
More informationCMOS FABRICATION. n WELL PROCESS
CMOS FABRICATION n WELL PROCESS Step 1: Si Substrate Start with p- type substrate p substrate Step 2: Oxidation Exposing to high-purity oxygen and hydrogen at approx. 1000 o C in oxidation furnace SiO
More informationOptical Coatings. Photonics 4 Luxury Coatings , Genève. Dr. Andreas Bächli Head of Optical Coatings at RhySearch, Buchs (SG)
Optical Coatings Photonics 4 Luxury Coatings 21.06.2017, Genève Dr. Andreas Bächli Head of Optical Coatings at RhySearch, Buchs (SG) RhySearch The Research- and Innovation Center in the Rhine Valley RhySearch
More informationCost of Integrated Circuits
Cost of IC Design 1 Cost of Integrated Circuits NRE (Non-Recurrent Engineering) costs fixed design time and effort, mask generation independent of sales volume / number of products one-time cost factor
More informationMARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices
Hitachi Review Vol. 57 (2008), No. 3 127 MARORA A Plasma Selective-oxidation Apparatus for Metal-gate Devices Tadashi Terasaki Masayuki Tomita Katsuhiko Yamamoto Unryu Ogawa, Dr. Eng. Yoshiki Yonamoto,
More informationOxide Growth. 1. Introduction
Oxide Growth 1. Introduction Development of high-quality silicon dioxide (SiO2) has helped to establish the dominance of silicon in the production of commercial integrated circuits. Among all the various
More informationFIB mask repair technology for EUV mask 1. INTRODUCTION
FIB mask repair technology for EUV mask Tsuyoshi Amano*, Yasushi Nishiyama*, iroyuki Shigemura*, Tsuneo Terasawa*, Osamu Suga*, Kensuke Shiina**, Fumio Aramaki**, Anto Yasaka** Tsukasa Abe***, iroshi Mohri***
More informationThermal Modeling of TIVA Profiles of a Polysilicon-Metal Test Structure. Paiboon Tangyunyongl, David Bensonz, and Edward I. Cole Jr*.
- ---- -- --- 4 I Thermal Modeling of TIVA Profiles of a Polysilicon-Metal Test Structure Paiboon Tangyunyongl, David Bensonz, and Edward I Cole Jr* Sandia National Laboratories 1Integrated Circuit Failure
More informationLOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS. Dr. Saad Ahmed XENON Corporation November 19, 2015
LOW TEMPERATURE PHOTONIC SINTERING FOR PRINTED ELECTRONICS Dr. Saad Ahmed XENON Corporation November 19, 2015 Topics Introduction to Pulsed Light Photonic sintering for Printed Electronics R&D Tools for
More informationProcess Flow in Cross Sections
Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationLaser Spike Annealing for sub-20nm Logic Devices
Laser Spike Annealing for sub-20nm Logic Devices Jeff Hebb, Ph.D. July 10, 2014 1 NCCAVS Junction Technology Group Semicon West Meeting July 10, 2014 Outline Introduction Pattern Loading Effects LSA Applications
More informationCMOS Manufacturing Process
CMOS Manufacturing Process CMOS Process A Modern CMOS Process gate-oxide TiSi 2 AlCu Tungsten SiO 2 n+ p-well p-epi poly n-well p+ SiO 2 p+ Dual-Well Trench-Isolated CMOS Process Circuit Under Design V
More informationAmorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass
Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass Devin A. Mourey, Randy L. Hoffman, Sean M. Garner *, Arliena Holm, Brad Benson, Gregg Combs, James E. Abbott, Xinghua Li*,
More informationMicrostructural Characteristics and Mechanical Properties of Single-Mode Fiber Laser Lap-Welded Joint in Ti and Al Dissimilar Metals
Transactions of JWRI, Vol.42 (2013), No. 1 Microstructural Characteristics and Mechanical Properties of Single-Mode Fiber Laser Lap-Welded Joint in Ti and Al Dissimilar Metals Su-Jin LEE Su-Jin*, LEE*,
More informationPerformance and Radiation Resistance of Quantum Dot Multi-Junction Solar Cells
B.C. Richards 1, Young Lin 1, Pravin Patel 1, Daniel Chumney 1, Paul R. Sharps 1 Chris Kerestes 1,2, David Forbes 2, Kristina Driscoll 2, Adam Podell 2, Seth Hubbard 2 1 EMCORE Corporation, Albuquerque,
More informationHigh Power Operation of Cryogenic Yb:YAG. K. F. Wall, B. Pati, and P. F. Moulton Photonics West 2007 San Jose, CA January 23, 2007
High Power Operation of Cryogenic Yb:YAG K. F. Wall, B. Pati, and P. F. Moulton Photonics West 2007 San Jose, CA January 23, 2007 Outline Early work on cryogenic lasers MPS laser technology Recent program
More informationClose supply chain collaboration enables easy implementation of chip embedded power SiP
Close supply chain collaboration enables easy implementation of chip embedded power SiP Gerald Weidinger, R&D Project Leader, AT&S AT & S Austria Technologie & Systemtechnik Aktiengesellschaft Fabriksgasse13
More informationFABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION
FABRICATION AND RELIABILITY OF ULTRA-FINE RDL STRUCTURES IN ADVANCED PACKAGING BY EXCIMER LASER ABLATION NCCAVS Joint Users Group Technical Symposium San Jose, June 7 th, 2017 Markus Arendt, SÜSS MicroTec
More informationReliability Evaluation of CIF (chip-in-flex) and COF (chip-on-flex) packages
Reliability Evaluation of CIF (chip-in-flex) and COF (chip-on-flex) packages Jae-Won Jang* a, Kyoung-Lim Suk b, Kyung-Wook Paik b, and Soon-Bok Lee a a Dept. of Mechanical Engineering, KAIST, 335 Gwahangno
More informationManufacturer Part Number. Module 2: CMOS FEOL Analysis
Manufacturer Part Number description Module 2: CMOS FEOL Analysis Manufacturer Device # 2 Some of the information is this report may be covered by patents, mask and/or copyright protection. This report
More informationPARASITIC EFFECTS REDUCTION FOR WAFER-LEVEL PACKAGING OF RF-MEMS
Stresa, Italy, 26-28 April 2006 J. Iannacci 1,2, J. Tian 1, S.M. Sinaga 1, R. Gaddi 2, A. Gnudi 2, and M. Bartek 1 1) HiTeC-DIMES, Delft University of Technology, Mekelweg 4, 2628 CD Delft, the Netherlands
More informationMTS Semiconductor Solution
MTS 0 unplanned down time Solution Lowest operating Cost Solution Energy saving Solution Equipment Fine Pitch and UPH Upgrade solution Quality & Yield Improvement Solution Reliability Enhancement Solution
More informationAdvanced developer-soluble gap-fill materials and applications
Advanced developer-soluble gap-fill materials and applications Runhui Huang, Dan Sullivan, Anwei Qin, Shannon Brown Brewer Science, Inc., 2401 Brewer Dr., Rolla, MO, USA, 65401 ABSTRACT For the via-first
More informationIn-Situ Monitoring of Pattern Filling in Nano-Imprint Lithography Using Surface Plasmon Resonance
Copyright 2011 American Scientific Publishers All rights reserved Printed in the United States of America Journal of Nanoscience and Nanotechnology Vol. 11, 1 6, 2011 In-Situ Monitoring of Pattern Filling
More informationIn-Process Monitoring and Adaptive Control during Pulsed YAG Laser Spot Welding of Aluminum Alloy Thin Sheets
JLMN-Journal of Laser Micro/Nanoengineering, Vol.1, No. 1, 2006 In-Process Monitoring and Adaptive Control during Pulsed YAG Laser Spot Welding of Aluminum Alloy Thin Sheets Yousuke KAWAHITO * and Seiji
More informationPCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD
NCAB Group Seminars PCB Production Process HOW TO PRODUCE A PRINTED CIRCUIT BOARD NCAB GROUP PCB Production Process Introduction to Multilayer PCBs 2 Introduction to multilayer PCB s What is a multilayer
More informationPerformanceProfile. Initial Tests Demonstrate Improved Yield. Introduction
PerformanceProfile Replacing Hydroxyl-amine-based Chemistries with Semi-aqueous-based Cleaning Formulations Generates Improved Yields in Post-etch Metal and Oxide Residue Removal by: Mustapha, Nik Senior
More informationMaterials Characterization for Stress Management
Materials Characterization for Stress Management Ehrenfried Zschech, Fraunhofer IZFP Dresden, Germany Workshop on Stress Management for 3D ICs using TSVs San Francisco/CA, July 13, 2010 Outline Stress
More informationMetallization deposition and etching. Material mainly taken from Campbell, UCCS
Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,
More informationConfocal Microscopy of Electronic Devices. James Saczuk. Consumer Optical Electronics EE594 02/22/2000
Confocal Microscopy of Electronic Devices James Saczuk Consumer Optical Electronics EE594 02/22/2000 Introduction! Review of confocal principles! Why is CM used to examine electronics?! Several methods
More informationLaser printing and curing/sintering of silver paste lines for solar cell metallization
Lasers in Manufacturing Conference 2015 Laser printing and curing/sintering of silver paste lines for solar cell metallization D. Munoz-Martin a *, Y. Chen a, A. Márquez a, M. Morales a, C. Molpeceres
More informationMicro-tube insertion into aluminum pads: Simulation and experimental validations
Micro-tube insertion into aluminum pads: Simulation and experimental validations A. Bedoin, B. Goubault, F. Marion, M. Volpert, F. Berger, A. Gueugnot, H. Ribot CEA, LETI, Minatec Campus 17, rue des Martyrs
More informationIf it moves, chop it in half, then simulate it
Interactions of Double Patterning Technology with wafer processing, OPC and design flows Kevin Lucas, Chris Cork, Alex Miloslavsky, Gerry Luk-Pat, Levi Barnes, John Hapli, John Lewellen, Greg Rollins Synopsys
More informationModeling of Local Oxidation Processes
Introduction Isolation Processes in the VLSI Technology Main Aspects of LOCOS simulation Athena Oxidation Models Several Examples of LOCOS structures Calibration of LOCOS effects using VWF Field Oxide
More informationLecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4
Lecture 4 Oxidation (applies to Si and SiC only) Reading: Chapter 4 Introduction discussion: Oxidation: Si (and SiC) Only The ability to grow a high quality thermal oxide has propelled Si into the forefront
More informationPDF created with FinePrint pdffactory Pro trial version
Benefits Damage-free dicing of thin silicon Capable of producing smallest street widths which in return provides additional space for more parts per wafer Single step process results in reduction of cost
More informationTackling the optical interconnection challenge for the Integrated Photonics Revolution
Tackling the optical interconnection challenge for the Integrated Photonics Revolution Dr. Ir. TU Delft, Precision and Microsystems Engineering m.tichem@tudelft.nl Microfabrication and MEMS Si microfabrication
More informationFabrication Technology
Fabrication Technology By B.G.Balagangadhar Department of Electronics and Communication Ghousia College of Engineering, Ramanagaram 1 OUTLINE Introduction Why Silicon The purity of Silicon Czochralski
More informationFinite Element Simulation of Nd:YAG laser lap welding of AISI 304 Stainless steel sheets
Finite Element Simulation of Nd:YAG laser lap welding of AISI 304 Stainless steel sheets N. SIVA SHANMUGAM 1*, G. BUVANASHEKARAN 2 AND K. SANKARANARAYANASAMY 1 1 Department of Mechanical Engineering, National
More informationLaser damage threshold of AR coatings on phosphate glass
Laser damage threshold of AR coatings on phosphate glass Optical Coatings for Laser Applications Wednesday, 12 th April 2017, Buchs SG, Switzerland dirk.apitz@schott.com, SCHOTT Suisse SA, Advanced Optics,
More informationNOVEL MATERIALS FOR IMPROVED QUALITY OF RF-PA IN BASE-STATION APPLICATIONS
Novel Material for Improved Quality of RF-PA in Base-Station Applications Co-Authored by Nokia Research Center and Freescale Semiconductor Presented at 10 th International Workshop on THERMal INvestigations
More informationLaser Micromachining for Industrial Applications and R&D. 3D-Micromac AG. Symposium on Smart Integrated Systems in Chemnitz. 3D-Micromac AG
3D-Micromac AG Symposium on Smart Integrated Systems in Chemnitz 1 1 microdice - TLS-Dicing for separation of SiC 2 microprep - for high-throughput microstructure diagnostics 3 About 3D-Micromac AG 2 microdice
More information