A Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate
|
|
- Ashley Randall
- 6 years ago
- Views:
Transcription
1 A Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate Minehiro Itagaki, Nobuhiro Hase, Satoru Yuhaku, Yoshihiro Bessho and Kazuo Eda Matsushita Electric Industrial Co., Ltd. Device Engineering Development Center 1006, Kadoma, Kadoma-shi Osaka, 571 Japan Phone: Fax: Abstract A cofired bump bonding technique was developed, which was advanced flip chip bonding technique applied to the fabrication of Chip Scale Packages (CSPs). The bumps were formed to cofire on the substrate simultaneously when the zero x-y shrinkage Low Temperature Cofired Ceramic (LTCC) substrate was fabricated. The resultant cofired bumps had an uniform shape, and could arrange in 0.25mm pitch. The interconnection between the cofired bump and the electrode of an LSI chip was carried out using a conductive adhesive. The resulting bonding resistance was about 9 mw. Key words: Cofired Bump, Bump Interconnection, CSP, and Zero X-Y Shrinkage LTCC. 1. Introduction According to the demand for downsizing of the electronic devices, the technology development of miniaturizing semiconductor packages has been made briskly. CSPs appeared in the market in 1995, and currently the amount of CSP production is increasing radically. There are several types of CSP, for example, a molded type, an interposer type, and a lead-frame type 1. Among these types, the interposer type CSP has a simple structure, and it requires only two basic technologies for fabrication of CSPs. They are a bare chip mounting technology and an interposer substrate fabrication technology. In an interposer substrate technology, a ceramic substrate is suitable for the flip chip bonding, due to its good mechanical and chemical stability, good thermal conductivity and the Coefficient of Thermal Expansion (CTE) close to that of LSI chips. In addition, the LTCC substrate consisting of glass and ceramic has an excellent flatness and can use a low resistivity conductor (such as Cu or Ag). Furthermore, the glass-ceramic material can obtain the zero x-y shrinkage substrate, so the LTCC substrate realizes the high density substrate 2-4. In a bare chip mounting technology, flip chip bonding realizes downsizing of CSP and low impedance of the interconnection between the bare chip and the interposer substrate. Among the flip chip bonding techniques, Stud Bump Bonding (SBB) technique has an excellent reliability of the interconnection due to the flexible interconnection between the Au stud bump on an LSI chip and the electrode of the interposer substrate has been realized using a conductive adhesive 5-8. In addition, the bump formation method in SBB flip chip bonding technique is using a conventional wire bonding method, so the electrodes of the LSI chip have to be assigned peripherally on the chip. Furthermore, the bumps are formed one by one on the LSI chip, so it spends much time if there are many I/O counts on the LSI chip. The bump cannot be formed on the active area of an LSI chip by the wire bonding method. On the other hand, a solder bump can be formed on any area of an LSI chip, and all bumps can be formed collectively 9. However, the reliability of the solder bump 46
2 A Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate interconnection is not superior to that of the SBB interconnection, due to its rigid joining between an LSI chip and a substrate and of the formation of the intermetallic compound between the solder and the electrode of substrate or LSI chip10. In addition, the solder forming bumps are not designed for the environment, safety and health issues, since most of the solders contain lead. This paper describes the development of a new bump formation method for the fabrication of the area array flip chip bonded CSP using zero x-y shrinkage LTCC substrate. 2. Bump Formation Method The bumps were formed on the ceramic substrate collectively using a zero x-y shrinkage substrate technology, and also the bumps were cofired on the substrate simultaneously when the zero x-y shrinkage substrate was fabricated. Therefore, the newly developed bump is called the cofired bump. In the case of fabricating the zero x-y shrinkage substrate, the x-y shrinkage is prohibited by the frictional forces produced between the LTCC substrate material and the no shrinkage material in sintering. The glass ceramic composite is suitable for the LTCC substrate material. Therefore, the resulting sintering shrinkage produces only to the z direction by softening of the glass component in the glass-ceramic material. Properties of the zero x-y shrinkage substrate, for example a sintered density and a flexural strength, are almost equal to that of a conventional substrate. plasticizer by the doctor blade casting method. The diameters of the glass-ceramic particle is about 2µm. (2) The glass ceramic green sheets were punched out to form viaholes for the electrical connection between conductive layers. Then, the via-holes were filled with the via conductor paste. Wiring patterns were formed using internal and external conductor pastes by screen printing technique. Also, the alumina contact sheet was punched out to form via-holes for the formation of the cofired bump. Then, the via-holes were filled with the via conductor paste for the cofired bump. The via conductor paste, the internal conductor paste, and the external conductor paste for the zero x-y shrinkage LTCC substrate were used. The conductive component is Ag. The same paste as the via conductor paste was used for the cofired bump. (3) The green sheets and the contact sheets were stacked to be laminated sandwiching the glass ceramic green sheets between two alumina contact sheets with no gap. At this time, the alumina contact sheet formed the via-holes filled with the paste was used on one side of the glass ceramic green sheet laminate. Then, the lamination was performed under a pressure of 200kg/cm2, a temperature of 80 C for 1 minute. (4) The organic binder in the laminate was removed and the laminate was sintered at 900 C in air atmosphere. After sintering, alumina was removed easily from both sides of the sintered substrate, since the alumina contact sheets are not sintered at 900 C and due to the presence of a cluster of the alumina powder. However, the conductor paste for the cofired bump in the alumina contact sheet is sintered, and the cofired bumps have been formed on the zero x-y shrinkage LTCC substrate. Figure 1. Fabrication process chart. Figure 2. SEM image of cofired bumps assigned in 0.5mm pitch. Figure1 shows the fabrication process chart of the zero x-y shrinkage substrate with the cofired bumps. The zero x-y shrinkage In this way, the zero x-y shrinkage substrate with the cofired substrate is fabricated using a conventional green sheet stacking bumps was obtained. Figure 2 shows Scan Electron Micrograph method. The glass-ceramic composite consisted of CaO-B2O3-SiO2 (SEM) image of the cofired bump. Each bump has a columnar shape. glass, and Al2O3 was used as the LTCC substrate material, which The diameter of the bump is about 0.2 mm, the height is about 0.18 crystallizes labradolite in firing at above 850 C, and alumina was mm, and the pitch of the cofired bump assignment is 0.5 mm in used as the no shrinkage material. Figure 2. For the fine pitched interconnection, the cofired bump can The procedure of fabrication of the zero x-y shrinkage substrate be formed in 0.25 mm pitch. The cofired bumps assigned in 0.25 with the cofired bump can be described as follows, mm pitch are shown in Figure 3. The diameter of the bump is about (1) The glass ceramic green sheets were made of the glass-ce0.1mm. compositejournal powder,ofacrylic resin binder, a solvent, and a Theramic International Microcircuits and Electronic Packaging, Volume 21, Number 1, First Quarter 1998 (ISSN ) 47
3 Intl. Journal of Microcircuits and Electronic Packaging bump on Al electrode of an LSI chip was about 50gf, the cofired bump has a strong sufficient adhesion strength. Figure 5 shows the I-V characteristic of the cofired bump material. For measuring the I-V characteristic, a bulk of the columnar shape using the cofired bump material was fabricated. As a result of voltage measurements, with currents varying from 1mA to 200mA applied to the measuring sample, the cofired bump material exhibited the ohmic conductivity. The volume resistivity of the cofired bump material was about W cm. Figure 3. SEM image of cofired bumps assigned in 0.25mm pitch. 3. Properties of Cofired Bump The height distribution of the cofired bump, the adhesion strength of the obtained bump, and the I-V characteristic of the cofired bump material were measured. Figure 4 shows the height distribution of the cofired bump. As the result of using an alumina contact sheet of about 0.1mm thickness for fabricating the cofired bump, the average height of the cofired bump was about 0.08mm. The distribution of the height was ±5µm. Such a distribution causes the distribution of the thickness of the green sheets and the warp of the substrate. Therefore, the coplanarity of the top of cofired bumps was about 10µm. The coplanarity of the top of cofired bumps was processed less than 5µm by polishing. Figure 5. I-V characteristic of cofired bump material. 4. Cofired Bump Bonding Method The interconnection between the top of cofired bumps and the surface of the electrodes on an LSI chip was carried out using a conductive adhesive, as well as the SBB technique. Figure 6 shows the structure of the bonding portion. As the cofired bumps are formed on the substrate, and the conductive adhesive on the top of the cofired bump adhering to the surface of Al electrode of an LSI chip directly, it is necessary to coat the surface of Al electrode with a precious metal layer. Figure 4. Height distribution of cofired bump. The adhesion strength on the LTCC substrate was measured using BONDTEST-30 (Keller Technology Corporation). The adhesion Figure 6. Structure of bonding portion. strength of the cofired bump was about 100gf, when the diameter of the cofired bump was 0.1mm. As the adhesion strength of Au stud 48
4 A Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate The flip chip bonding process chart is shown in Figure 7. The procedure can be summarized as follows, (a) cofired bumps after leveling height. (b) cofired bumps with conductive adhesive. (3) LSI chip was mounted onto the tip of the obtained bumps. The mounting load for LSI chip is less than 1g/bump since there is no damage on the chip. The properties of the conductive adhesive is shown in Table 1. Epoxy resin, which is flexible over a wide range of temperature, was used as an organic binder of conductive adhesive. This organic binder is a kind of bisphenol-a type with high molecular weight. Flake Ag powder was used as a conductive filler for high conductivity. Under a thermal stress condition, this conductive adhesive is deformed and the thermal stress is relaxed, so the flip chip bondability is kept stable. Table 1. Properties of conductive adhesive. Figure 7. Flip chip bonding process chart. (1) The zero x-y shrinkage LTCC substrate with cofired bumps was fabricated. The height of the obtained cofired bump was leveled by a polishing process. (2) Only the tips of the cofired bumps were dipped in a layer of the conductive adhesive, to transfer the conductive adhesive onto the top of each bump collectively. Figure 8 shows SEM micrograph of the cofired bumps onto which the conductive adhesive has been transferred. Organic Binder Conductive Filler Viscosity (at 25 C) Volume Resistivity Flexible Epoxy Resin Ag 30 Pa s 1.0X10-4Ω cm (4) After curing of the conductive adhesive, an electrical inspection can be carried out. If a defective LSI chip is found in the electrical inspection, it is repaired with the conductive adhesive in the curing state. The defective LSI chip can be removed easily at room temperature, and can be replaced with a new LSI chip without necessity of cleaning the tip of cofired bumps. Such an inspection and repair methods have permitted a remarkable increase in the yield of flip chip bonding. (5) The gap between the LSI chip and the substrate was filled with epoxy underfill resin for enhancement of stability of the flip chip bondability. The underfill resin was cured to complete the flip chip bonding process. The properties of the underfill resin is shown in Table 2. The epoxy resin is made of an epoxy / acid anhydride type, so it has strong adhesion force against substrates and a low moisture absorption. The temperature coefficient of expansion (CTE) can be controlled as low as about 30ppm / C with 60 % by weight filler content of globular SiO2. In spite of high filler content, a viscosity is as low as 5 Pa s. In addition, the glass transition temperature (Tg) of the underfill resin is as high as 140 C. The conductive adhesive and the underfill resin are the same materials used in the SBB technique. Table 2. Properties of underfill resin. Resin Viscosity (at 25 C) TCE Tg Epoxy-Acid anhydride 5 Pa s 30 ppm/ C 140 C Figure 8. SEM image of cofired bump with conductive adhesive. 49
5 Intl. Journal of Microcircuits and Electronic Packaging The interconnection between the top of cofired bumps and the surface of electrodes on an LSI chip was carried out using a conductive adhesive, and the gap between the substrate and the chip was filled by an underfill resin, as well as the SBB technique. The resulting bonding resistance was about 9 mw. This way, the bumps are formed to cofire on the substrate collectively in area array assignment, so it is available for the CSP for next generation devices. Acknowledgment Figure 9. SEM image of bonding portion. The authors would like to thank Mr. Ishida, the Head of Device Engineering Development Center of Matsushita, for his kind and appropriate suggestions for the present study. The authors also thank all other persons who participated in this study. 5. Flip Chip Bondability The bonding resistance was measured using the four probes method. The bonding resistance means the total resistance of the cofired bump and the conductive adhesive. The zero x-y shrinkage LTCC substrate with cofired bumps whose pitch is 0.5mm and the test chip with Au coated electrode were used. The thickness of the substrate and test chip was about 0.4mm, respectively. As a result of measurement, the mean value of the bonding resistance was about 9 mw, and its distribution was about ±2 mw. On the other hand, the bonding resistance was calculated. As the volume resistivity of the cofired bump is W cm, the calculated resistance of the cofired bump whose diameter is 0.2mm and whose height is 0.1mm, is 6.37 mw. And as the volume resistivity of the conductive adhesive is W cm, the calculated resistance of the conductive adhesive whose diameter is 0.2mm and whose height is 0.015mm, is 0.48 mw. Therefore, the calculated bonding resistance is 6.85 mw. Though, there was a little wide distribution in the measured bonding resistance, the minimum value of measured bonding resistance is almost equal to the calculated bonding resistance. It is considered that the distribution of the measured bonding resistance depends on the coplanarity of the top of cofired bumps. 6. Summary References 1. J. H. Lau, Ball Grid Array and Chip Scale Package Technology, Proceedings of the Second International Symposium on Ball Grid Array Technology, Minneapolis, Minnesota, H. Nishikawa, M. Tasaki, S. Nakatani, Y. Hakotani, and M. Itagaki Development of Zero X-Y Shrinkage Sintered Ceramic Substrate, Proceedings of the 1993 Japanese International Electronic Manufacturing Technology Symposium, Kanazawa, Japan, pp , M. Itagaki, K. Miura, Y. Hakotani, S. Yuhaku, Y. Bessho, S. Nakatani, M. Tsukamoto, T. Ishida, and H. Nishikawa Zero X-Y Shrinkage Multilayered Ceramic Substrate, Proceedings of the 26th International Symposium on Microelectronics, ISHM 93, Dallas, Texas, pp , M. Itagaki, Y. Bessho, K. Eda, and T. Ishida A Zero X-Y Shrinkage LTCC Substrate Using Ag and AgPd Conductors for Flip Chip Bonding, Proceedings of the 29th International Symposium on Microelectronics, ISHM 96, Minneapolis, Minnesota, pp , Y. Bessho, Y. Tomura, Y. Hakotani, M. Tsukamoto, T. Ishida, and K. Omoya A Stud- Bump- Bonding Technique for High Density Multi-Chip- Module, Proceedings of the 1993 Japanese International Electronic Manufacturing Technology Symposium, Kanazawa, Japan, pp , Y. Bessho, Y. Tomura, T. Shiraishi, M. Ono, T. Ishida, and K. Omoya Advanced Flip Chip Bonding Technique to Organic Substrate, Proceedings of the 28th International Symposium on Microelectronics, ISHM 95, Los Angeles, California, pp , Y. Tomura, Y. Bessho, T. Shiraishi, M. Itagaki, S. Yuhaku, T. Ishida, and T. Ohbayashi Advanced Flip Chip Bonding Technique for MCM-L, Proceedings of First Pan Pacific Micro- A new bump formation method was developed using zero x-y shrinkage LTCC substrate, which is applied to the fabrication of area array flip chip bonded CSPs. The newly developed bump was formed to cofire collectively when the zero x-y shrinkage substrate was fabricated. The shape of the obtained bump was uniform, and the bumps could be assigned in 0.25mm pitch. electronics Symposium, Honolulu, Hawaii, pp ,
6 A Cofired Bump Bonding Technique for Chip Scale Package Fabrication Using Zero X-Y Shrinkage Low Temperature Cofired Ceramic Substrate 8. T. Shiraishi, K. Amami, S. Yuhaku, Y. Bessho, K. Eda, and T. Ishida Stud-Bump Bonding Technique onto an Advanced Organic Substrate for MCM-Ls, Proceedings of the 6th International Conference and Exhibition on Multichip Modules, MCM `97, Denver, Colorado, pp , Rao R. Tummala and Eugene J. Rymaszewski Microelectronics Packaging Handbook, Nikkei BP, Japanese Translation Copyright, Chapter 6, M. Ono, Y. Tomura, Y. Bessho, T. Shiraishi, K. Eda, and T. Ishida Bonding Resistance of SBB Technique, Proceedings of the Second Pan Pacific Microelectronics Symposium, Maui, Hawaii, pp , About the authors Minehiro Itagaki was born in Osaka, Japan, in He received a B.S. Degree in Applied Chemistry from Himeji Institute of Technology, Japan, in 1984 and an M.S. Degree in Process Engineering from Osaka University, Japan, in Since joining Matsushita Electric Industrial Co.,Ltd., Japan in 1986, he has been engaged in the research and development of the multilayered ceramic substrate. His current research interests include the packaging technology for Multichip Modules and Chip Scale(Size) Packages. He is a member of the Microelectronics and Packaging Society, IMAPS Japan. Nobuhiro Hase was born in Hyogo, Japan, in He received his B.S. and M.S. Degrees in Mechanical Engineering from Kyoto University, Japan, in 1994 and 1996, respectively. He joined Matsushita Electric Industrial Co.,Ltd. in 1996, and he has worked at Packaging Technology Group of Device Engineering Development Center. Satoru Yuhaku was born in Osaka, Japan, in Since joining Matsushita Electric Industrial Co., Ltd., Japan in 1959, he had been engaged in the research and development of the dielectric ceramic materials and the multilayered ceramic substrate. His current interests include the packaging technologies for Multichip Modules and Chip Size Packages. Yoshihiro Bessho was born in Okayama, Japan, in He received a B.S. Degree in Electrical Engineering from Okayama University, Japan, in Since joining Matsushita Electric Industrial Co.,Ltd., Japan in 1983, he has been engaged in the research and development of the mounting technology of LSI chip for IC cards. His current interests include the Flip Chip mounting technology for Multichip Modules. Kazuo Eda was born in Mie, Japan, in He received the B.S. and M.S. Degrees in Electronics from Nagoya University, Japan, 1969 and 1971, respectively. He received the Ph.D. Degree in electronics from Kyoto University, Japan, in Since joining the Wireless Research Laboratory of the Matsushita Electric Industrial Co.,Ltd., Japan in 1971, he did research and development work on electronic ceramic devices. From 1983 to 1984, he was a visiting scholar with the University of California, Santa Barbara. Since 1983, he has been engaged in the research and development of optical and microwave devices. He is a member of the Japan Society of Applied Physics. 51
Flip Chip MPU Module Using High Performance Printed Circuit Board ALIVH
Flip Chip MPU Module Using High Performance Printed Circuit Board ALIVH Flip Chip MPU Module Using High Performance Printed Circuit Board ALIVH Tsukasa Shiraishi, Kazuyoshi Amami, Yoshiriro Bessho, Kazunori
More informationA LOW TEMPERATURE CO-FIRED
Active and Passive Elec. Comp., 1998, Vol. 20, pp. 215-224 Reprints available directly from the publisher Photocopying permitted by license only (C) 1998 OPA (Overseas Publishers Association) Amsterdam
More informationBasic PCB Level Assembly Process Methodology for 3D Package-on-Package
Basic PCB Level Assembly Process Methodology for 3D Package-on-Package Vern Solberg STC-Madison Madison, Wisconsin USA Abstract The motivation for developing higher density IC packaging continues to be
More informationRecent Advances in Die Attach Film
Recent Advances in Die Attach Film Frederick Lo, Maurice Leblon, Richard Amigh, and Kevin Chung. AI Technology, Inc. 70 Washington Road, Princeton Junction, NJ 08550 www.aitechnology.com Abstract: The
More informationPlasma for Underfill Process in Flip Chip Packaging
Plasma for Underfill Process in Flip Chip Packaging Jack Zhao and James D. Getty Nordson MARCH 2470-A Bates Avenue Concord, California 94520-1294 USA Published by Nordson MARCH www.nordsonmarch.com 2015
More informationKey words: microprocessor integrated heat sink Electronic Packaging Material, Thermal Management, Thermal Conductivity, CTE, Lightweight
Aluminum Silicon Carbide (AlSiC) Microprocessor Lids and Heat Sinks for Integrated Thermal Management Solutions Mark A. Occhionero, Robert A. Hay, Richard W. Adams, Kevin P. Fennessy, and Glenn Sundberg
More informationNew Technology for High-Density LSI Mounting in Consumer Products
New Technology for High-Density Mounting in Consumer Products V Hidehiko Kira V Akira Takashima V Yukio Ozaki (Manuscript received May 29, 2006) The ongoing trend toward downsizing and the growing sophistication
More informationSelection and Application of Board Level Underfill Materials
Selection and Application of Board Level Underfill Materials Developed by the Underfill Materials Design, Selection and Process Task Group (5-24f) of the Assembly and Joining Committee (5-20) of IPC Supersedes:
More informationEncapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga )
Encapsulation Selection, Characterization and Reliability for Fine Pitch BGA (fpbga ) Henry M.W. Sze, Marc Papageorge ASAT Limited 14th Floor, QPL Industrial Building, 138 Texaco Road, Tseun Wan, Hong
More informationMicro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode
Micro-Structural Observation of the Bonding Interface between Au Wire and a Platinum Electrode WATANABE Hirohiko *, ISHIKAWA Sumihisa **, ITO Mototaka **, SAKO Hideki **, KIMURA Kosuke **, NAKAGAWA Yoshitsugu
More informationPackaging Technologies for SiC Power Modules
Packaging Technologies for SiC Power Modules Masafumi Horio Yuji Iizuka Yoshinari Ikeda ABSTRACT Wide bandgap materials such as silicon carbide (SiC) and gallium nitride (GaN) are attracting attention
More informationIntroduction of CSC Pastes
Introduction of CSC Pastes Smart Phones & Conductive Pastes Chip Varistors Chip Inductors LC Filters Flexible Printed Circuit Boards Electronic Molding Compounds ITO Electrodes PCB Through Holes Semiconductor
More informationLow Temperature Co-fired Ceramics (LTCC) Multi-layer Module Boards
Low Temperature Co-fired Ceramics () Multi-layer Module Boards Example: Automotive Application Example: Communication Application Murata's Low Temperature Co-fired Ceramics offer highly integrated substrates
More informationNovel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima
Novel Materials and Activities for Next Generation Package Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima 1. Activities of Packaging Solution Center 2. Novel Materials for Next Gen.
More informationHitachi Anisotropic Conductive Film ANISOLM AC-8955YW. Issued 2007/03/30
Hitachi Chemical Data Sheet Hitachi Anisotropic Conductive Film ANISOLM AC-8955YW Issued 27/3/3 1. Standard specification, bonding condition, storage condition and characteristic...1 2. Precautions in
More informationChips Face-up Panelization Approach For Fan-out Packaging
Chips Face-up Panelization Approach For Fan-out Packaging Oct. 15, 2015 B. Rogers, D. Sanchez, C. Bishop, C. Sandstrom, C. Scanlan, TOlson T. REV A Background on FOWLP Fan-Out Wafer Level Packaging o Chips
More informationEffects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Alloys
Effects of Bi Content on Mechanical Properties and Bump Interconnection Reliability of Sn-Ag Solder Kazuki Tateyama, Hiroshi Ubukata*, Yoji Yamaoka*, Kuniaki Takahashi*, Hiroshi Yamada** and Masayuki Saito
More informationGlass Carrier for Fan Out Panel Level Package
January 25, 2018 NEWS RELEASE Development of HRDP TM Material for Formation of Ultra-Fine Circuits with Glass Carrier for Fan Out Panel Level Package - Aiming for mass production in collaboration with
More informationSolder joint reliability of cavity-down plastic ball grid array assemblies
cavity-down plastic ball grid array S.-W. Ricky Lee Department of Mechanical Engineering, The Hong Kong University of Science and, Kowloon, Hong Kong John H. Lau Express Packaging Systems, Inc., Palo Alto,
More informationTransfer Molding Encapsulation of Flip Chip Array Packages
Intl. Journal of Microcircuits and Electronic Packaging Transfer Molding Encapsulation of Flip Chip Array Packages Louis P. Rector*, Shaoqin Gong, and Tara R. Miles Dexter Corporation 11 Franklin Street
More informationDie Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV.
Die Attach Materials Die Attach G, TECH. 2U. TECHNICAL R&D DIV. 2 Topics 3 What it is X 5,000 X 10,000 X 50,000 Si Chip Au Plating Substrate Ag Resin 4 Current Products Characteristics H9890-6A H9890-6S
More informationHighly Reliable Flip-Chip-on-Flex Package Using Multilayered Anisotropic Conductive Film
Journal of ELECTRONIC MATERIALS, Vol. 33, No. 1, 2004 Regular Issue Paper Highly Reliable Flip-Chip-on-Flex Package Using Multilayered Anisotropic Conductive Film MYUNG JIN YIM, 1,3 JIN-SANG HWANG, 1 JIN
More informationA NOVEL HIGH THERMAL CONDUCTIVE UNDERFILL FOR FLIP CHIP APPLICATION
A NOVEL HIGH THERMAL CONDUCTIVE UNDERFILL FOR FLIP CHIP APPLICATION YINCAE Advanced Materials, LLC WHITE PAPER November 2013 2014 YINCAE Advanced Materials, LLC - All Rights Reserved. YINCAE and the YINCAE
More informationFailure Modes in Wire bonded and Flip Chip Packages
Failure Modes in Wire bonded and Flip Chip Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract The growth of portable and wireless products is driving the miniaturization
More informationIPC-AJ-820A Assembly and Joining Handbook. The How and Why of All Things PCB & PCA
IPC-AJ-820A Assembly and Joining Handbook The How and Why of All Things PCB & PCA 1 Scope To provide guidelines and supporting info for the mfg of electronic equipment To explain the HOW TO and WHY Discussions
More informationWire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017
Amkor Technology, Inc. White Paper Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017 Abstract Expanding its ChipArray Ball Grid Array (CABGA) package form factor miniaturization
More information10 Manor Parkway, Suite C Salem, New Hampshire
Micro-Precision Technologies (MPT) is an independent manufacturer of hybrid integrated circuits, multichip modules, and high-precision thick film substrates for the military, medical, avionics, optoelectronics,
More informationUsing Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance
Using Argon Plasma to Remove Fluorine, Organic and Metal Oxide Contamination for Improved Wire Bonding Performance Scott D. Szymanski March Plasma Systems Concord, California, U.S.A. sszymanski@marchplasma.com
More informationVTT TECHNICAL RESEARCH CENTRE OF FINLAND. LTCC Packaging & Smart System Integration Horten Kari Kautio
LTCC Packaging & Smart System Integration Horten 19.9.2008 Kari Kautio 1 OUTLINE LTCC technology - processing and materials Thermal management Bare die assembly & sealing Application areas & demonstrators
More informationWF6317. A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering
WF637 A superactive low-volatile/high heat-resistant water-soluble flux for ball soldering Low viscosity and high tacking power stabilize ball holding force and ensures excellent solder wettability Easy
More information1 Thin-film applications to microelectronic technology
1 Thin-film applications to microelectronic technology 1.1 Introduction Layered thin-film structures are used in microelectronic, opto-electronic, flat panel display, and electronic packaging technologies.
More informationWire-bonds Durability in High-temperature Applications M. Klíma, B. Psota, I. Szendiuch
Ročník 2013 Číslo V Wire-bonds Durability in High-temperature Applications M. Klíma, B. Psota, I. Szendiuch Department of Microelectronics, Faculty of Electrical Engineering and Communication, Brno University
More informationAlternative Approaches to 3-Dimensional Packaging and Interconnection
Alternative Approaches to 3-Dimensional Packaging and Interconnection Joseph Fjelstad SiliconPipe, Inc. www.sipipe.com IC Packaging a Technology in Transition In the past, IC packaging has been considered
More informationWarpage Mechanism of Thin Embedded LSI Packages
Nakashima et al.: Warpage Mechanism of Thin Embedded LSI Packages (1/10) [Technical Paper] Warpage Mechanism of Thin Embedded LSI Packages Yoshiki Nakashima*, Katsumi Kikuchi*, Kentaro Mori*, Daisuke Ohshima**,
More informationEPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS
As originally published in the SMTA Proceedings. EPOXY FLUX MATERIAL AND PROCESS FOR ENHANCING ELECTRICAL INTERCONNECTIONS Neil Poole, Ph.D., Elvira Vasquez, and Brian J. Toleno, Ph.D. Henkel Electronic
More informationDevelopment of System in Package
Development of System in Package In recent years, there has been a demand to offer increasingly enhanced performance for a SiP that implements downsized and lower-profile chips at lower cost. This article
More informationIME Technical Proposal. High Density FOWLP for Mobile Applications. 22 April High Density FOWLP Consortium Forum
IME Technical Proposal High Density FOWLP for Mobile Applications 22 April 2014 Packaging driver for portable / mobile applications Key drivers/needs Smaller form-factor lower profile, substrate-less Higher
More informationIMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION
IMPACT OF MICROVIA-IN-PAD DESIGN ON VOID FORMATION Frank Grano, Felix Bruno Huntsville, AL Dana Korf, Eamon O Keeffe San Jose, CA Cheryl Kelley Salem, NH Joint Paper by Sanmina-SCI Corporation EMS, GTS
More informationALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY
ALTERNATIVES TO SOLDER IN INTERCONNECT, PACKAGING, AND ASSEMBLY Herbert J. Neuhaus, Ph.D., and Charles E. Bauer, Ph.D. TechLead Corporation Portland, OR, USA herb.neuhaus@techleadcorp.com ABSTRACT Solder
More informationBonding Tool Design Choices for Wire Bondable CSP and µbga Packages
Bonding Tool Design Choices for Wire Bondable CSP and µbga Packages Lee Levine, Principal Engineer Phone 215-784-6036, fax 215-784-6402, email llevine@kns.com Ilan Hanoon, Sr. Process Engineer Phone 215-784-6633,
More informationcuramik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015)
curamik CERAMIC SUBSTRATES AMB technology Design Rules Version #04 (09/2015) Content 1. Geometric properties 1.01. Available ceramic types / thicknesses... 03 1.02. thicknesses (standard)... 03 3. Quality
More informationHigh Density PoP (Package-on-Package) and Package Stacking Development
High Density PoP (Package-on-Package) and Package Stacking Development Moody Dreiza, Akito Yoshida, *Kazuo Ishibashi, **Tadashi Maeda, Amkor Technology Inc. 1900 South Price Road, Chandler, AZ 85248, U.S.A.
More informationDefense Technical Information Center Compilation Part Notice
UNCLASSIFIED Defense Technical Information Center Compilation Part Notice ADPO11324 TITLE: Characteristic Study of Chip-on-Film Interconnection DISTRIBUTION: Approved for public release, distribution unlimited
More informationAtmosphere Effect on Soldering of Flip Chip Assemblies. C. C. Dong Air Products and Chemicals, Inc. U.S.A.
Atmosphere Effect on Soldering of Flip Chip Assemblies C. C. Dong Air Products and Chemicals, Inc. U.S.A. Atmosphere Effect on Soldering of Flip Chip Assemblies Abstract An experimental study was conducted
More information3D-WLCSP Package Technology: Processing and Reliability Characterization
3D-WLCSP Package Technology: Processing and Reliability Characterization, Paul N. Houston, Brian Lewis, Fei Xie, Ph.D., Zhaozhi Li, Ph.D.* ENGENT Inc. * Auburn University ENGENT, Inc. 2012 1 Outline Packaging
More information1/2W, 0805 Low Resistance Chip Resistor (Lead / Halogen free)
1. Scope 1/2W, 0805 (Lead / Halogen free) This specification applies to 1.2mm x 2.0mm size 1/2W, fixed metal film chip resistors rectangular type for use in electronic equipment. 2. Type Designation RL
More informationEffect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* S.-W. Lee, J.H.
Page 1 of 9 Effect of Chip Dimension and Substrate Thickness on the Solder Joint Reliability of Plastic Ball Grid Array Packages* The Authors S.-W. Lee, J.H. Lau** S.-W. Lee, Center for Advanced Engineering
More informationDesign for Flip-Chip and Chip-Size Package Technology
Design for Flip-Chip and Chip-Size Package Technology Vern Solberg Solberg Technology Consulting Madison, Wisconsin Abstract As new generations of electronic products emerge they often surpass the capability
More informationHigh-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices
Kato et al.: High-Temperature-Resistant Interconnections (1/6) [Technical Paper] High-Temperature-Resistant Interconnections Formed by Using Nickel Micro-plating and Ni Nano-particles for Power Devices
More informationInnovative Substrate Technologies in the Era of IoTs
Innovative Substrate Technologies in the Era of IoTs Dyi- Chung Hu 胡迪群 September 4, 2015 Unimicron Contents Introduction Substrate Technology - Evolution Substrate Technology - Revolution Glass substrate
More informationInterconnection Reliability of HDI Printed Wiring Boards
Presented in the ECWC 10 Conference at IPC Printed Circuits Expo, SMEMA Council APEX and Designers Summit 05 Interconnection Reliability of HDI Printed Wiring Boards Tatsuo Suzuki Nec Toppan Circuit Solutions,
More informationAnisotropic Conductive Adhesives with Enhanced Thermal Conductivity for Flip Chip Applications
Anisotropic Conductive Adhesives with Enhanced Thermal Conductivity for Flip Chip Applications Myung-Jin Yim, Jin-Sang Hwang and Jin-Gu Kim ACA/F Dept., Telephus, Inc. 25-11, Jang-dong, Yusong-gu, Taejon
More informationLead-Free Solder Bump Technologies for Flip-Chip Packaging Applications
Lead-Free Solder Bump Technologies for Flip-Chip Packaging Applications Zaheed S. Karim 1 and Jim Martin 2 1 Advanced Interconnect Technology Ltd. 1901 Sunley Centre, 9 Wing Yin Street, Tsuen Wan, Hong
More informationDevelopment of Anisotropic Conductive Film for Narrow Pitch Circuits
ELECTRONICS Development of Anisotropic Conductive Film for Narrow Pitch Circuits Hideaki TOSHIOKA*, Kyoichiro NAKATSUGI, Masamichi YAMAMOTO, Katsuhiro SATO, Naoki SHIMBARA and Yasuhiro OKUDA Anisotropic
More informationChoosing the Correct Capillary Design for Fine Pitch, BGA Bonding
Choosing the Correct Capillary Design for Fine Pitch, BGA Bonding Lee Levine, Principal Engineer phone 215-784-6036, fax 215-784-6402, email: llevine@kns.com and Michael J. Sheaffer, Director Technical
More informationFraunhofer ENAS Current results and future approaches in Wafer-level-packaging FRANK ROSCHER
Fraunhofer ENAS - Current results and future approaches in Wafer-level-packaging FRANK ROSCHER Fraunhofer ENAS Chemnitz System Packaging Page 1 System Packaging Outline: Wafer level packaging for MEMS
More informationAchieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design
Achieving Warpage-Free Packaging: A Capped-Die Flip Chip Package Design Yuci Shen *1, Leilei Zhang ** and Xuejun Fan * * Lamar University, Beaumont, Texas ** NVIDIA Corporation, Santa Clara, California
More informationChallenges for Embedded Device Technologies for Package Level Integration
Challenges for Embedded Device Technologies for Package Level Integration Kevin Cannon, Steve Riches Tribus-D Ltd Guangbin Dou, Andrew Holmes Imperial College London Embedded Die Technology IMAPS-UK/NMI
More informationPARYLENE ENGINEERING. For Longer Lasting Products
PARYLENE ENGINEERING For Longer Lasting Products PARYLENE ENGINEERING This presentation serves as a quick overview of the conformal coating material and processes currently used in the industry. The field
More informationFabrication of Smart Card using UV Curable Anisotropic Conductive Adhesive (ACA) Part I: Optimization of the curing conditions
Fabrication of Smart Card using UV Curable Anisotropic Conductive Adhesive (ACA) Part I: Optimization of the curing conditions K. K. Lee, K T Ng, C. W. Tan, *Y. C. Chan & L. M. Cheng Department of Electronic
More informationAvatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications
Avatrel Stress Buffer Coatings: Low Stress Passivation and Redistribution Applications Ed Elce, Chris Apanius, Jeff Krotine, Jim Sperk, Andrew Bell, Rob Shick* Sue Bidstrup-Allen, Paul Kohl Takashi Hirano,
More informationFeatures Conductive Room Temperature Cure. Product Ref IP 4525IP Low viscosity adhesive & coating. High thermal conductivity
Properties and Part Selection Overview Selection Table - Epoxy-Based Adhesive Properties Features Conductive Room Temperature Cure Product Ref 120 132 4461IP 42IP 438 700 Properties High electrical conductivity
More informationSpecimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process
Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process by Kozue Yabusaki * and Hirokazu Sasaki * In recent years the FIB technique has been widely used for specimen
More informationInkjet-Deposited Interconnections for Electronic Packaging
Inkjet-Deposited Interconnections for Electronic Packaging Matti Mäntysalo and Pauliina Mansikkamäki, Tampere University of Technology, Korkeakoulunkatu 3, P.O.Box 692 FI-33101, Tampere, Finland, matti.mantysalo@tut.fi,
More informationAn Innovative High Throughput Thermal Compression Bonding Process
An Innovative High Throughput Thermal Compression Bonding Process Li Ming 2 September 2015 Outline Introduction Throughput improved TCB Process Liquid Phase Contact (LPC) bonding Flux-LPC-TCB under inert
More informationAssembly of planar array components using anisotropic conducting adhesives: a benchmark study. Part I - experiment
Loughborough University Institutional Repository Assembly of planar array components using anisotropic conducting adhesives: a benchmark study. Part I - experiment This item was submitted to Loughborough
More informationPanel Discussion: Advanced Packaging
Dr. Steve Bezuk Senior Director IC Packaging Engineering Qualcomm Technologies, Inc. Panel Discussion: Advanced Packaging PAGE 1 Technical Challenges of Packaging (Mobile Focus) Materials Die materials
More informationCopyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply
Copyright 2009 Year IEEE. Reprinted from 2009 Electronic Components and Technology Conference. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Institute of Microelectronics
More informationSystem in Package: Identified Technology Needs from the 2004 inemi Roadmap
System in Package: Identified Technology Needs from the 2004 inemi Roadmap James Mark Bird Amkor Technology Inc System in package (SiP) technology has grown significantly in the past several years. It
More informationCu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip
EPRC 12 Project Proposal Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip 15 th Aug 2012 Page 1 Introduction: Motivation / Challenge Silicon device with ultra low k
More informationNondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab
Nondestructive Internal Inspection The World s Leading Acoustic Micro Imaging Lab Unmatched Capabilities and Extensive Expertise At Your Service SonoLab, a division of Sonoscan, is the world s largest
More informationChallenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012
Challenges and Solutions for Cost Effective Next Generation Advanced Packaging H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012 Outline Next Generation Package Requirements ewlb (Fan-Out Wafer
More informationTUTORIAL ON THICK FILM METALLIZATION. CMC Laboratories, Inc.
TUTORIAL ON THICK FILM METALLIZATION CMC Laboratories, Inc. 1 Outline of Thick Film Tutorial 1. Idealized Microstructure for Thick Film Metallization i Systems 2. Bonding Mechanisms in Thick Film Metallization
More informationCopper Wire Bonding Technology and Challenges
Copper Wire Bonding Technology and Challenges By Dr Roger Joseph Stierman Date: 21 & 22 October 2013 Venue: SHRDC, Shah Alam, Selangor *2 days training package RM 3,000 per pax [*] * includes hotel accommodation
More informationJeong et al.: Effect of the Formation of the Intermetallic Compounds (1/7)
Jeong et al.: Effect of the Formation of the Intermetallic Compounds (1/7) Effect of the Formation of the Intermetallic Compounds between a Tin Bump and an Electroplated Copper Thin Film on both the Mechanical
More informationWelcome to NTT-AT. AT s Booth
Welcome to NTT-AT AT s Booth Copyright 2006 2008NTT Advanced Technology Corporation Adhesives for Fabricating Optical Devices UV-curing Adhesive for Attaching Filter Optical fibers Adhesives for optical
More informationSemiconductor IC Packaging Technology Challenges: The Next Five Years
SPAY025 May 2006 White Paper Mario A. Bolanos, Director Semiconductor Group Packaging Technology Development, Texas Instruments In the era of communications and entertainment, growth of consumer electronics
More informationNano- And Micro-Filled Conducting Adhesives For Z-axis Interconnects
Nano- And Micro-Filled Conducting Adhesives For Z-axis Interconnects We take a look at micro-filled epoxy-based conducting adhesives modified with nanoparticles for z- axis interconnections, especially
More informationDesign and Assembly Process Implementation of 3D Components
IPC-7091 Design and Assembly Process Implementation of 3D Components Developed by the 3-D Electronic Packages Subcommittee (B-11) of the Packaged Electronic Components Committee (B-10) of IPC Users of
More informationUltralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip
Ultralow Residue Semiconductor Grade Fluxes for Copper Pillar Flip-Chip SzePei Lim (Presenter), Jason Chou, Maria Durham, and Dr. Andy Mackie Indium Corporation 1 Outline of Presentation Roadmaps and challenges
More informationTGV and Integrated Electronics
TGV and Integrated Electronics Shin Takahashi ASAHI GLASS CO., LTD. 1 Ambient Intelligence Green Energy/Environment Smart Factory Smart Mobility Smart Mobile Devices Bio/Medical Security/Biometrics 2 Glass
More informationInnovative MID Plating Solutions
Innovative MID Plating Solutions High Reliability Wire Bond Technique for MIDs Jordan Kologe MacDermid Electronics Solutions jkologe@macdermid.com 1 MacDermid: Specialty Chemical Solutions Over 2000 Worldwide
More informationADVANCED LTCC PROCESSES USING PRESSURE ASSISTED SINTERING
ADVANCED LTCC PROCESSES USING PRESSURE ASSISTED SINTERING Heiko Thust Michael Hintz, Arne Albrecht Technical University of Ilmenau Ilmenau, Thuringia, Germany Heiko.thust@tu-ilmenau.de ABSTRACT Low Temperature
More informationReliable Miniature Electronic and Optical Interconnects for Low-Volume Applications
Reliable Miniature Electronic and Optical Interconnects for Low-Volume Applications Guy V. Clatterbaugh, Charles V. Banda, and S. John Lehtonen At some level, all integrated circuit devices, passive devices,
More informationEFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE
EFFECT OF THE MICROSTRUCTURE OF Ni/Au METALLIZATION ON BONDABILITY OF FR-4 SUBSTRATE Zonghe Lai and Johan Liu The Swedish Institute of Production Engineering Research (IVF) S-431 53 Mölndal, Sweden ABSTRACT
More informationEmbedding Passive and Active Components: PCB Design and Fabrication Process Variations
Embedding Passive and Active Components: PCB Design and Fabrication Process Variations Vern Solberg Solberg Technical Consulting Saratoga, California USA Abstract Embedding components within the PC board
More information23 rd ASEMEP National Technical Symposium
THE EFFECT OF GLUE BOND LINE THICKNESS (BLT) AND FILLET HEIGHT ON INTERFACE DELAMINATION Raymund Y. Agustin Janet M. Jucar Jefferson S. Talledo Corporate Packaging & Automation/ Q&R STMicroelectronics,
More informationOptimization of Material and Process for Fine Pitch LVSoP Technology
Optimization of Material and Process for Fine Pitch LVSoP Technology Yong-Sung Eom, Ji-Hye Son, Hyun-Cheol Bae, Kwang-Seong Choi, and Heung-Soap Choi For the formation of solder bumps with a fine pitch
More informationEffect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die.
Effect of Die Bonding Condition for Die Attach Film Performance in 3D QFN Stacked Die. A. JALAR, M. F. ROSLE, M. A. A. HAMID. School of Applied Physics, Faculty of Science and Technology Universiti Kebangsaan
More informationAn Advanced Reliability Improvement and Failure Analysis Approach to Thermal Stress Issues in IC Packages
An Advanced Reliability Improvement and Failure Analysis Approach to Thermal Stress Issues in IC Packages Michael Hertl 1, Diane Weidmann 1, and Alex Ngai 2 1 Insidix, 24 rue du Drac, F-38180 Grenoble/Seyssins,
More informationCost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology
Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology by Meenakshi Prashant, Seung Wook Yoon, Yaojian LIN and Pandi C. Marimuthu STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442
More informationArch. Metall. Mater. 62 (2017), 2B,
Arch. Metall. Mater. 62 (2017), 2B, 1225-1229 DOI: 10.1515/amm-2017-0182 S.S. KIM*, I. SON* #, K.T. KIM** EFFECT OF ELECTROLESS Ni P PLATING ON THE BONDING STRENGTH OF Bi Te-BASED THERMOELECTRIC MODULES
More information2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package Application
2015 IEEE. REPRINTED, WITH PERMISSION, FROM Next Generation Metallization Technique for IC Package pplication Yoshiyuki Hakiri, Katsuhiro Yoshida, Shenghua Li, Makoto Kondoh, Shinjiro Hayashi The Dow Chemical
More informationThree-Dimensional Flow Analysis of a Thermosetting. Compound during Mold Filling
Three-Dimensional Flow Analysis of a Thermosetting Compound during Mold Filling Junichi Saeki and Tsutomu Kono Production Engineering Research Laboratory, Hitachi Ltd. 292, Yoshida-cho, Totsuka-ku, Yokohama,
More informationCHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING
CHARACTERISATION OF INTERFACIAL CRACKING IN MICROELECTRONIC PACKAGING Ian McEnteggart Microelectronics Business Manager Instron Limited, Coronation Road, High Wycombe, Buckinghamshire HP12 3SY www.instron.com/microelectronics
More informationStudy of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation.
Study of the Interface Microstructure of Sn-Ag-Cu Lead-Free Solders and the Effect of Solder Volume on Intermetallic Layer Formation. B. Salam +, N. N. Ekere, D. Rajkumar Electronics Manufacturing Engineering
More information