TI 35ES image reversal resist

Size: px
Start display at page:

Download "TI 35ES image reversal resist"

Transcription

1 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 1 of 11 TI 35ES image reversal resist Technical Data Sheet revised 10/2003 General Information MicroChemicals GmbH Schillerstrasse 18 D Ulm Fon +49 (0) Mobil +49 (0) Fax +49 (0) info@microchemicals.com Internet The TI 35ES resist is specially designed for the application in the so called image reversal technology for: subsequent lift-off of deposited layers with a thickness up to 5 µm plasma etching (very low resist erosion) Wet chemical etching in HF-solutions (for this application, however, we recommend TI 35E) The viscosity of the resist leads to a thickness range depending on the spin-speed from µm. The typical aspect ratio of the structured features achievable is in the range of This technical data sheet intends to give you a guide-line for process parameters for various applications. However, the optimum values for e.g. spin profile, exposure dose, or development depend on the individual equipment and need to be adjusted on each individual demand. For general information and trouble shooting on image reversal resists, consult or ask for our latest work sheet "Processing of image reversal resists" Zur generellen Prozessierung von Umkehrlacken und dabei häufig auftauchenden Fragestellungen konsultieren Sie bitte die aktuelle Version unseres Datenblattes "Prozessierung von Umkehrlacken" bzw. fordern Sie dieses ggfalls. an

2 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 2 of 11 'Image Reversal' A Short Introduction What 'image reversal' generally means soluble inert resist substrate (1) Exposure using an inverted mask (the exposed areas finally remain) (2) The resist now would behaves like an exposed positive resist. (3) The reversal bake cross-links the exposed area, while the unexposed area remains photo-active soluble (4) The flood exposure (without mask) (5) makes the resists, which was not exposed in the first step, soluble in developer (6) After development, the areas exposed in the first step now remain... and for what image reversal is good for: fi Adjustable undercut for lift-off of thin and thick sputtered, CVD, and evaporated films like metals, a-si:h, a-sin:h etc. fi fi High thermal- and chemical stability allow the inverted TI 35ES as mask for wet-chemical and plasma etching under harsh conditions

3 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 3 of 11 TI 35ES Fields of Application Lift-off of PECVD layers Amorphous Si layer deposited in device quality at 110 C Amorphous SiN x Lift-off of sputtered layers Due to non-directional deposition, lower thickness achievable (approx. 1 µm) Possibly ultra sonic treatment necessary Lift ability dependent on operating pressure Etching of SiN x in buffered HF SiN x deposited at 400 C with PECVD Hardbake at 125 C (Hotplate) for two minutes No visible degradation of the resist after 10 min etching time Enables structuring of SiN up to at least 100 nm (tested) Use ammonia during SiN X deposition to increase adhesion of the resist on the surface (For harsh chemical attack prefer TI 35 E) Etching of thick thermal SiO 2 with 20 % HF No visible degradation of resist after 10 min Possible etching in HF conc. (50%) for several minutes (For harsh chemical attack prefer TI 35 E) Direct mesa grooving TI series resists allow direct Si etching without SiO 2 masking Hardbake at C for 2 min necessary Use HNO 3 (70%) : HF (50 %) : H 2 O = 75 : 10 : 25 as etching solution and TI 35ES resist in reversal mode, groove up to 4 µm in 45s (For deeper mesa grooving prefer the use of TI 35 E up to 15 µm possible) Technological Requirements Since the TI 35ES yields an inverted structure in the image reversal mode, an inverted exposure mask is needed. Beyond this, compared to standard positive resist processing, no further upgrade in existing technological infrastructure is necessary. Also compared to standard positive resist processing, applying the TI 35ES implements just two further process steps: The reversal bake and the flood exposure without mask, both very easy to be performed and explained in the following.

4 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 4 of 11 Processing the TI 35ES (in chronological order) Put the substrate on the hotplate at a minimum temperature of 120 C for 10 minutes to remove adsorbed water from the substrates surface. Alternatively, use a furnace at same temperature for 30 min. Standard HMDS procedure (only from vapor phase at an optimum substrate temperature of 125 C!) or recommended TI PRIME adhesion promoter is also an adequate preparation. Spin-coat the resist after cooling down the substrates, spin at the final speed level for seconds. Softbake the coated substrate at 100 C for 2 minutes on the hotplate (when using a furnace, 100 C for 20 min is recommended) Exposure the coated substrate with the mask. This 1 st exposure dose adjusts the negative wall profile ( undercut ). 200 mj/cm² will be a good choice for most applications, lower 1 st exposure doses increase the undercut. A too low 1 st exposure dose will increase the erosion of the resist not to be cleared (see appendix). Note: Exposure doses refer to i-line (365nm). A standard mask aligner with a 350W Hg light source has approx mw/cm 2 i-line intensity, while in many cases mw/cm² are measured meeting the total (g-, h- and i-line) intensity! Delay time: Keep the coated substrate at room temperature after the exposure for at least 10 minutes. In this delay time nitrogen, generated during exposure, will diffuse out the resist. If square shaped substrates are used, the resist thickness on the edges is significant thicker than 3-4 µm. In this case the N 2 needs more time to diffuse out, in this case double the delay time. After the delay bake the coated substrate at a temperature of C on the hotplate for two minutes (when using furnace try 20 minutes at 115 C- 120 C. Because this step is very temperature critical furnace baking is not recommended). This step is the reversal bake where the image is reversed due to cross-linking of the exposed areas making them insoluble in the developer. Exposure the coated substrate for the 2 nd time without a mask (flood exposure). Use a dose (very uncritical) of 540 mj/cm 2 ( mj/cm 2 has no dominant effect). When UV-light is present during a subsequent deposition (plasma coating, thermal evaporation), especially when the temperature raises beyond approx. 60 C, use a high flood exposure dose to avoid an exposure during deposition with bubbles/foaming as a consequence. Develop in AZ developer such as 826MIF (metal ion free) or potassium-/sodium based (AZ 400K 1:4) developer. When the structure is through-developed (cleared), add another 10-30% of the time in the bath of the total development time to finalize the side wall profile (see appendix). Hardbake the coated substrate only when using the resist as an etching mask under harsh conditions (For hard etch attack, prefer TI 35E). For mesa grooving hardbake at 135 C to 145 C for 2 minutes on the hotplate. The side-wall profile will loose the undercut during this step if the hardbake temperature is higher than the reversal bake temperature. In this case lift-off processes become more problematic. If you need a high hardbake temperature and subsequent lift-off or very high temperatures during deposition, make a UV-curing to harden the resist after development (or contact us for further information).

5 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 5 of 11 Processing the TI 35ES - Overview Substrate preparation TI PRIME recommended Resist thickness (µm) Exposure Broadband or g, h, i (mj/cm -2 ) Typical Exposure time (sec)* , 200 (typically) 10-35, 20 (typically) Delay 5 min.. 20 min dependent on resist thickness and substrate shape Reversal Bake Time (Hot plate Temperature) Flood exposure (mj/cm -2 ) (without any mask) Developer Hardbake C (only for hard etching, avoid it for lift-off ) Lift off media 2 min ( C) 540 (typically) Clariant AZ 826MIF, AZ 400K 1:4, AZ 351B 2 min NMP, Acetone, MMP, EEP, DMF, ethyl lactate, PGMEA Remover (Stripper) AZ 100 remover, acetone * i-line (365nm) exposure dose. A standard mask aligner with a 350W Hg source has approx mw/cm 2 i-line intensity, in many cases mw are measured meeting the total (g-, h- and i-line) intensity!

6 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 6 of 11 Lift-off with the TI 35ES The adjustable undercut allows lift-off of metal films with thicknesses exceeding the resist thickness 5 µm Figure 1: Resist with typical undercut on a Si substrate Firgure 2: Metal layer with 4.5 µm in thickness, evaporated and structured via lift-off. Aspect ratio more than one.

7 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 7 of 11 Dry-etching with the TI 35ES Extraordinary stability of TI 35ES in reversal mode (resist erosion by a factor of approx. 2 reduced as compared to most positive resists) allows dry etching of several µm of SiO 2 Both REM pictures: TI 35ES in reversal mode No plasma etch residual remover Etching of 3.2 µm SiO 2 with CHF 3 + O 2 Resist SiO 2 MicroChemicals gratefully acknowledges Mesa+ Research Institute, University of Twente, Netherlands for verifying TI 35ES results and providing the pictures shown in this data sheet.

8 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 8 of 11 Process Parameters and Undercut 1 st exposure dose A1 A2 C1 A1 A3 Development B1 B2 C2 B1 B3 A high 1 st exposure dose (A1) yields - after reversal bake, flood exposure, and development - to a steep resist profile with minor undercut (A2), while a small 1 st exposure dose (B1) not exposing the substrate-near resist layer leads to a strong undercut and sometimes to peeling of narrow resist structures in the developer (B2). Die optimum 1 st exposure dose therefore depends on the desired undercut and the minimum lateral feature sizes. At the beginning of new processes, an exposure series is recommended. Reversal bake Before the reversal bake is applied, the exposed resist needs a certain time depending on the resist type and thickness to outgas nitrogen (N 2 ) formed during exposure. This will avoid bubbling (irregular developed structures (C2)) and foaming (C1) of the resist by thermally activated N 2. Nitrogen preferentially accumulates near locations with inferior resist adhesion to the substrate, which has to be optimised The undercut forms in the last stage of development when the structures are already cleared (see p. 10). We recommend an approx. 30% over-developing.

9 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 9 of 11 Adjusting the undercut of TI 35ES TI 35ES (thickness 3.5 mm, reversal bake time 1 min) parameter study I (varying 1st exposure, reversal bake temperature, development time) AZ 726MIF Development time conclusion fl 1st exposure 100 mj/cm 2 Reversal Bake Temperature = 137 C 130 C 123 C 115 C Feasible only for very short develop. time or very high reversal bake temperature 200 mj/cm C 123 C 115 C Wide process window allows adjustment of undercut 300 mj/cm C 130 C 123 C Very stable conditions for undercut Please note: The gap widths are different for the individual pictures. This series intends to give a survey of the undercut process window.

10 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 10 of 11 Adjusting the undercut of TI 35ES TI 35ES (thickness 3.5 mm) parameter study II (varying the development time) 1 st Exposure 200 mj/cm 2 Reversal bake at 126 C for 1min 2 nd exposure mj/cm 2 Development in AZ 726MIF 2 s 16 s 3 s 19 s 4 s 22 s 5 s 25 s 7 s 29 s 9 s 37 s 11 s 46 s 13 s Please note: The gap widths are different for the individual pictures. This series intends to deliver insight in the evolution of the undercut with development time at given process parameters.

11 MicroChemicals TI 35ES technical data sheet revised 10/2003 p. 11 of 11 Trouble Shooting Bubbles after coating (but before exposure) If the resist has been refilled before coating, a delay time for at least a few hours may be necessary to outgas air bubbles. If the substrate is textured, a spin profile starting with approx. 500 rpm for 5 seconds helps to completely coat the substrate without forming comets before the final spin speed determines the desired resist thickness. Bubbles after 1 st exposure (but before reversal bake) Nitrogen (N 2 ) formed during the exposure of the resist normally diffuses out of the film. Bubble formation during exposure may be caused by: A remaining solvent concentration too high with expansion of N 2 preferentially in substrate-near regions as a consequence. In this case, increase the softbake time (e.g. 100 C per µm resist film thickness) which, however, will increase development time, but reduce dark erosion. A sub-optimum resist adhesion to the substrate. In this case we recommend the application of TI PRIME adhesion promoter. Bubbles during reversal bake Nitrogen (N 2 ) formed during the 1 st exposure needs time to diffuse out of the resist film, strongly dependant from the film thickness, the temperature, and the first exposure dose. In this case, increase the delay time between exposure and reversal bake, and/or perform the delay at a moderately elevated temperature (approx C) Bubbles/holes after development I) Either the bubbles already have formed during any previous process step (coating, exposure, reversal bake) and finally become visible after development. In this case, consult the previous sections. II) Or the bubbles represent spatial inhomogeneous dark erosion. This points towards a 1 st exposure dose or/and reversal bake temperature/time too low. General information on processing of AZ and TI resists in our work sheets Processing of image reversal resists Reproducible litho-processes Baking and delays Exposure and development Processing of thick resists available on request.

GLM General information. Technical Datasheet

GLM General information. Technical Datasheet GLM 2060 Nanocomposite SU-8-negative tone photo-epoxy for layers from 6.0 to 50µm Technical Datasheet Gersteltec Sarl. Générale Guisan 26, 1009, Pully Switzerland Switzerland / Israel / Taiwan Contact:

More information

micro resist technology

micro resist technology Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 1400 ma-n 1400 is a negative tone photoresist series designed for the use in microelectronics and microsystems. The resists are

More information

Lithography Tool Package

Lithography Tool Package 4. Development Thomas Anhøj and Tine Greibe Outline 1. Introduction Process steps in UV lithography 2. Spin coating Resist composition Pre-treatment Principle Softbake Spin curve 3. Exposure Hardware Process

More information

Questions and Answers Around the Most Common Problems in MicroStructuring

Questions and Answers Around the Most Common Problems in MicroStructuring Lithography Trouble Shooter Questions and Answers Around the Most Common Problems in MicroStructuring 2012 Dear Reader, The launch of a litho-process from concept to optimized result as well as the running

More information

P4000 Thick Film Photoresist

P4000 Thick Film Photoresist D A T A S H E E T AZ Description AZ series photoresists provide unmatched capabilities in demanding applications requiring film thicknesses ranging from 3 to over 60 µm. These production proven photoresists

More information

micro resist technology

micro resist technology Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 2400 ma-n 2400 is a negative tone photoresist series designed for the use in micro- and nanoelectronics. The resists are available

More information

Microelectronic Device Instructional Laboratory. Table of Contents

Microelectronic Device Instructional Laboratory. Table of Contents Introduction Process Overview Microelectronic Device Instructional Laboratory Introduction Description Flowchart MOSFET Development Process Description Process Steps Cleaning Solvent Cleaning Photo Lithography

More information

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS

MCC. PMGI Resists NANO PMGI RESISTS OFFER RANGE OF PRODUCTS MCC PMGI RESISTS OFFER Sub.25µm lift-off processing Film thicknesses from 5µm Choice of resin blends for optimal undercut control High thermal stability Superior adhesion to Si, NiFe, GaAs, InP

More information

Technical Data Sheet Technisches Datenblatt

Technical Data Sheet Technisches Datenblatt AZ ECI 3000 Photoresist Universal i-line/crossover Photoresist Series GENERAL INFORMATION AZ ECI 3000 photoresist series are a family of fast positive resists with high resolution capabilities (0.4 µm

More information

Processing guidelines

Processing guidelines Processing guidelines mr-uvcur21 series UV-curable Polymer for UV-based Nanoimprint Lithography Characteristics mr-uvcur21 is a liquid UV-curable polymer system with low viscosity and high curing rate

More information

Processing guidelines. Negative Tone Photoresist Series ma-n 2400

Processing guidelines. Negative Tone Photoresist Series ma-n 2400 Characteristics Processing guidelines Negative Tone Photoresist Series ma-n 2400 ma-n 2400 is a negative tone photoresist series designed for the use in micro- and nanoelectronics. The resists are available

More information

FAQs concerning photoresists from Allresist

FAQs concerning photoresists from Allresist FAQs concerning photoresists from Allresist 1. What are photoresists composed of, and how do they work? 2. For how long are photoresists stable, and what the optimal storage conditions? 3. How may age-related

More information

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process. Data Package

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process. Data Package AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package AZ BARLi II Coating Material Features, Process, and Performance AZ s bottom antireflective coating material,

More information

INTERVIA BPP-10 Photoresist

INTERVIA BPP-10 Photoresist Technical Data Sheet INTERVIA BPP-10 Photoresist For Advanced Packaging Applications Description Regional Product Availability Advantages INTERVIA BPP-10 Photoresist is a general-purpose, multi-wavelength

More information

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package

AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package AZ BARLi II Solvent Compatible Bottom Antireflective Coating for i-line Process Data Package The information contained herein is, as far as we are aware, true and accurate. However, no representations

More information

UV5 POSITIVE DUV PHOTORESIST For DUV Applications

UV5 POSITIVE DUV PHOTORESIST For DUV Applications UV5 POSITIVE DUV PHOTORESIST For DUV Applications DESCRIPTION UV5 positive DUV photo resist has been optimized to provide vertical profile imaging of isolated and semidense features for device production

More information

Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive

Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive Low-temperature, Simple and Fast Integration Technique of Microfluidic Chips by using a UV-curable Adhesive Supplementary Information Channel fabrication Glass microchannels. A borosilicate glass wafer

More information

Processing guidelines. Negative Tone Photoresists mr-ebl 6000

Processing guidelines. Negative Tone Photoresists mr-ebl 6000 Characteristics Processing guidelines Negative Tone Photoresists mr-ebl 6000 mr-ebl 6000 is a chemically amplified negative tone photoresist for the use in micro- and nanoelectronics. - Electron beam sensitive

More information

Photolithography I ( Part 2 )

Photolithography I ( Part 2 ) 1 Photolithography I ( Part 2 ) Chapter 13 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Bjørn-Ove Fimland, Department of Electronics and Telecommunication, Norwegian University of Science

More information

Dow Corning WL-5150 Photodefinable Spin-On Silicone

Dow Corning WL-5150 Photodefinable Spin-On Silicone Dow Corning WL-515 Photodefinable Spin-On Silicone Properties and Processing Procedures Introduction Dow Corning WL-515 is a silicone formulation which can be photopatterned and cured using standard microelectronics

More information

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to Supporting Information: Substrate preparation and SLG growth: All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to aid in visual inspection of the graphene samples. Prior

More information

Photolithography Process Technology

Photolithography Process Technology Contents Photolithography Process - Wafer Preparation - Photoresist Coating - Align & Expose - Photoresist Development Process Control CD Measurement Equipment Expose System & Wafer Track Consumables Chemicals

More information

STORAGE AND HANDLING OF PHOTORESISTS AND ANCILLARIES

STORAGE AND HANDLING OF PHOTORESISTS AND ANCILLARIES STORAGE AND HANDLING OF PHOTORESISTS AND ANCILLARIES Photo chemicals are usually provided with an expiration date, within which they meet their specifications under the specified storage conditions. This

More information

MCC. LOR Lift-Off Resists LOR RESISTS OFFER TYPES OF RESISTS

MCC. LOR Lift-Off Resists LOR RESISTS OFFER TYPES OF RESISTS MCC LOR RESISTS OFFER Submicron linewidth control Finely tuned undercuts Does not intermix with imaging resists (no scum) Excellent adhesion to Si, NiFe, GaAs, InP and many other III-V and II-VI materials

More information

UV6 POSITIVE DUV PHOTORESIST For DUV Applications

UV6 POSITIVE DUV PHOTORESIST For DUV Applications UV6 POSITIVE DUV PHOTORESIST For DUV Applications DESCRIPTION UV6 Positive DUV Photoresist has been optimized to provide vertical profile imaging of dense and semi-isolated features for device production

More information

Czochralski Crystal Growth

Czochralski Crystal Growth Czochralski Crystal Growth Crystal Pulling Crystal Ingots Shaping and Polishing 300 mm wafer 1 2 Advantage of larger diameter wafers Wafer area larger Chip area larger 3 4 Large-Diameter Wafer Handling

More information

UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications

UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications UV5 POSITIVE DUV PHOTORESIST For Microlithography Applications DESCRIPTION UV5 positive DUV photoresist has been optimized to provide vertical profile imaging of isolated and semidense features for device

More information

Lab #2 Wafer Cleaning (RCA cleaning)

Lab #2 Wafer Cleaning (RCA cleaning) Lab #2 Wafer Cleaning (RCA cleaning) RCA Cleaning System Used: Wet Bench 1, Bay1, Nanofabrication Center Chemicals Used: H 2 O : NH 4 OH : H 2 O 2 (5 : 1 : 1) H 2 O : HF (10 : 1) H 2 O : HCl : H 2 O 2

More information

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2000 Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2000.5, SU-8 2002, SU-8 2005, SU-8 2007, SU-8 2010 and SU-8 2015 SU-8 2000 is a high contrast, epoxy based photoresist designed

More information

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2000 Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2100 and SU-8 2150 www.microchem.com SU-8 2000 is a high contrast, epoxy based photoresist designed for micromachining and

More information

Fabrication Technology, Part I

Fabrication Technology, Part I EEL5225: Principles of MEMS Transducers (Fall 2003) Fabrication Technology, Part I Agenda: Oxidation, layer deposition (last lecture) Lithography Pattern Transfer (etching) Impurity Doping Reading: Senturia,

More information

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller Webpage: http://www.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604

More information

Innovation Creativity customer-specific solutions. Product information PHOTORESISTS

Innovation Creativity customer-specific solutions. Product information PHOTORESISTS Product information PHOTORESISTS 1 Customer-specific solutions THE ALLRESIST GMBH Company for chemical Products OUR NEWS for Microstructuring As of January 2016 The executive board The company is represented

More information

Process Flow in Cross Sections

Process Flow in Cross Sections Process Flow in Cross Sections Process (simplified) 0. Clean wafer in nasty acids (HF, HNO 3, H 2 SO 4,...) --> wear gloves! 1. Grow 500 nm of SiO 2 (by putting the wafer in a furnace with O 2 2. Coat

More information

Innovation Creativity Customer-specific solutions. Product information PHOTORESISTS

Innovation Creativity Customer-specific solutions. Product information PHOTORESISTS Product information PHOTORESISTS 1 THE ALLRESIST GMBH The executive board The company is represented worldwide with an extensive product range. In addition to our standard products, we also manufacture

More information

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR:

SU Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2000 Permanent Epoxy Negative Photoresist PROCESSING GUIDELINES FOR: SU-8 2025, SU-8 2035, SU-8 2050 and SU-8 2075 SU-8 2000 is a high contrast, epoxy based photoresist designed for micromachining

More information

Innovation Creativity Customer-specific solutions. Product information PHOTORESISTS

Innovation Creativity Customer-specific solutions. Product information PHOTORESISTS Product information PHOTORESISTS 1 THE ALLRESIST GMBH Company for chemical Products OUR NEWS for Microstructuring As of January 2017 The executive board The company is represented worldwide with an extensive

More information

EE 527 MICROFABRICATION. Lecture 15 Tai-Chang Chen University of Washington EE-527 M4 MASK SET: NPN BJT. C (sub) A E = 40 µm x 40 µm

EE 527 MICROFABRICATION. Lecture 15 Tai-Chang Chen University of Washington EE-527 M4 MASK SET: NPN BJT. C (sub) A E = 40 µm x 40 µm EE 527 MICROFABRICATION Lecture 15 Tai-Chang Chen University of Washington EE-527 M4 MASK SET: NPN BJT C (sub) E B A E = 40 µm x 40 µm 1 EE-527 M4 MASK SET: MOS C-V TEST CAPACITORS W = 10 µm L = 10 µm

More information

125nXT Series. EMD PeRFoRmaNce MaTeRIaLs. technical datasheet. Photopolymer Negative Tone Photoresists APPLICATION TYPICAL PROCESS THICKNESS GRADES

125nXT Series. EMD PeRFoRmaNce MaTeRIaLs. technical datasheet. Photopolymer Negative Tone Photoresists APPLICATION TYPICAL PROCESS THICKNESS GRADES EMD PeRFoRmaNce MaTeRIaLs technical datasheet AZ 125nXT Series Photopolymer Negative Tone Photoresists APPLICATION Thick photopolymer photoresists featuring aspect ratios and photospeed not possible with

More information

BEFORE you can do any resist processing, you must be familiar with the chemicals you will be using, and know and respect the dangers of them.

BEFORE you can do any resist processing, you must be familiar with the chemicals you will be using, and know and respect the dangers of them. Overview Any e-beam exposure is highly dependant upon processing and the substrate. This information is provided as a starting point and will required experimentation to optimize things for your work.

More information

Ultra High Barrier Coatings by PECVD

Ultra High Barrier Coatings by PECVD Society of Vacuum Coaters 2014 Technical Conference Presentation Ultra High Barrier Coatings by PECVD John Madocks & Phong Ngo, General Plasma Inc., 546 E. 25 th Street, Tucson, Arizona, USA Abstract Silicon

More information

Thin. Smooth. Diamond.

Thin. Smooth. Diamond. UNCD Wafers Thin. Smooth. Diamond. UNCD Wafers - A Family of Diamond Material UNCD is Advanced Diamond Technologies (ADT) brand name for a family of thin fi lm diamond products. UNCD Aqua The Aqua series

More information

Thin. Smooth. Diamond.

Thin. Smooth. Diamond. UNCD Wafers Thin. Smooth. Diamond. UNCD Wafers - A Family of Diamond Material UNCD is Advanced Diamond Technologies (ADT) brand name for a family of thin fi lm diamond products. UNCD Aqua The Aqua series

More information

Fabrication and Layout

Fabrication and Layout ECEN454 Digital Integrated Circuit Design Fabrication and Layout ECEN 454 3.1 A Glimpse at MOS Device Polysilicon Aluminum ECEN 475 4.2 1 Material Classification Insulators Glass, diamond, silicon oxide

More information

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing 3. Conventional licon Processing Micromachining, Microfabrication. EE 5344 Introduction to MEMS CHAPTER 3 Conventional Processing Why silicon? Abundant, cheap, easy to process. licon planar Integrated

More information

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects EE 330 Lecture 8 IC Fabrication Technology Part II - Oxidation - Epitaxy - Polysilicon - Interconnects Review from Last Time MOS Transistor Bulk Source Gate Drain p-channel MOSFET Lightly-doped n-type

More information

Electronic Supplementary Information

Electronic Supplementary Information Electronic Supplementary Material (ESI) for Journal of Materials Chemistry C. This journal is The Royal Society of Chemistry 2015 Electronic Supplementary Information Water stability and orthogonal patterning

More information

DuPont MX5000 Series

DuPont MX5000 Series DuPont MX5000 Series DATA SHEET & PROCESSING INFORMATION High Performance Multi-Purpose Polymer Film for MEMS Applications PRODUCT FEATURES/ APPLICATIONS Negative working, aqueous processable dry film

More information

UV15: For Fabrication of Polymer Optical Waveguides

UV15: For Fabrication of Polymer Optical Waveguides CASE STUDY UV15: For Fabrication of Polymer Optical Waveguides Master Bond Inc. 154 Hobart Street, Hackensack, NJ 07601 USA Phone +1.201.343.8983 Fax +1.201.343.2132 main@masterbond.com CASE STUDY UV15:

More information

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley Microstructure of Electronic Materials Amorphous materials Single-Crystal Material 1 The Si Atom The Si Crystal diamond structure High-performance semiconductor devices require defect-free crystals 2 Crystallographic

More information

Supporting Information

Supporting Information Supporting Information The adhesion circle: A new approach to better characterize directional gecko-inspired dry adhesives Yue Wang, Samuel Lehmann, Jinyou Shao and Dan Sameoto* Department of Mechanical

More information

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB Fabrication Process Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation 1 Fabrication- CMOS Process Starting Material Preparation 1. Produce Metallurgical Grade Silicon

More information

1500 Series. EMD PeRFoRmaNce MaTeRIaLs. technical datasheet. Positive Tone Photoresists APPLICATION TYPICAL PROCESS. SPIN CURVES (150mm wafers)

1500 Series. EMD PeRFoRmaNce MaTeRIaLs. technical datasheet. Positive Tone Photoresists APPLICATION TYPICAL PROCESS. SPIN CURVES (150mm wafers) EMD PeRFoRmaNce MaTeRIaLs technical datasheet AZ 1500 Series Positive Tone Photoresists APPLICATION General purpose positive tone photoresists featuring excellent substrate adhesion for demanding wet etch

More information

MEMS Surface Fabrication

MEMS Surface Fabrication ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING MEMS Surface Fabrication Dr. Lynn Fuller webpage: http://people.rit.edu/lffeee Electrical and Microelectronic Engineering Rochester Institute

More information

Direct Analysis of Photoresist by ICP-MS. Featuring the Agilent Technologies 7500s ICP-MS

Direct Analysis of Photoresist by ICP-MS. Featuring the Agilent Technologies 7500s ICP-MS Direct Analysis of Photoresist by ICP-MS Featuring the Agilent Technologies 7500s ICP-MS 1 Presentation Outline How is photoresist used? Analytical challenges Instrumentation developments Analytical approach

More information

CYCLOTENE* 4000 Series Advanced Electronic Resins (Photo BCB)

CYCLOTENE* 4000 Series Advanced Electronic Resins (Photo BCB) Revised: February 2005 CYCLOTENE* 4000 Series Advanced Electronic Resins (Photo BCB) Processing Procedures for CYCLOTENE 4000 Series Photo BCB Resins DS2100 Puddle Develop Process 1. Introduction The CYCLOTENE

More information

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook CMOS Fabrication Dr. Bassam Jamil Adopted from slides of the textbook CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each step, different

More information

ARC XL Series. Broadband g-line & i-line Anti-Reflective Coatings

ARC XL Series. Broadband g-line & i-line Anti-Reflective Coatings ARC XL Series Broadband g-line & i-line Anti-Reflective Coatings Why Use a Brewer Science ARC? Resist Resist Substrate ARC Substrate Without Brewer ARC With Brewer ARC Lithography Reflective Problems In

More information

CMOS FABRICATION. n WELL PROCESS

CMOS FABRICATION. n WELL PROCESS CMOS FABRICATION n WELL PROCESS Step 1: Si Substrate Start with p- type substrate p substrate Step 2: Oxidation Exposing to high-purity oxygen and hydrogen at approx. 1000 o C in oxidation furnace SiO

More information

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects EE 330 Lecture 9 IC Fabrication Technology Part II -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects Review from Last Time IC Fabrication Technology Crystal Preparation

More information

EE 330 Lecture 9. IC Fabrication Technology Part 2

EE 330 Lecture 9. IC Fabrication Technology Part 2 EE 330 Lecture 9 IC Fabrication Technology Part 2 Quiz 8 A 2m silicon crystal is cut into wafers using a wire saw. If the wire diameter is 220um and the wafer thickness is 350um, how many wafers will this

More information

Low Temperature Curable Positive Tone Photosensitive Polyimide Photoneece LT series. Toray Industries, Inc.

Low Temperature Curable Positive Tone Photosensitive Polyimide Photoneece LT series. Toray Industries, Inc. Low Temperature Curable Positive Tone Photosensitive Polyimide Photoneece LT series Toray Industries, Inc. 1 The features of LT series (1) Low temperature curable ( ~170 ) Less damage for weak semiconductor

More information

Overview of Dual Damascene Cu/Low-k Interconnect

Overview of Dual Damascene Cu/Low-k Interconnect ERC Retreat Stanford: New Chemistries & Tools for scco 2 Processing of Thin Films Overview of Dual Damascene Cu/Low-k Interconnect P. Josh Wolf 1,4 - Program Manager, Interconnect Div. josh.wolf@sematech.org

More information

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam PHYS 534 (Fall 2008) Process Integration Srikar Vengallatore, McGill University 1 OUTLINE Examples of PROCESS FLOW SEQUENCES >Semiconductor diode >Surface-Micromachined Beam Critical Issues in Process

More information

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process Chapter 3 A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process 3.1 Introduction Low-temperature poly-si (LTPS) TFTs

More information

Photoneece PW-1200 series

Photoneece PW-1200 series Positive Tone Photosensitive Polyimide Photoneece PW-1200 series TORAY Industries, Inc. Introduction of PW series PW1200 series is the improved grade for multi-layer and bump process use. PW-1200 series

More information

CALTECH CONFERENCE ON VLSI, January 1979

CALTECH CONFERENCE ON VLSI, January 1979 113 A SIMPLE TWO-LAYER ALUMINUM METAL PROCESS FOR VLSI Robert J. Huber Electrical Engineering Department University of Utah Salt Lake City, Utah 84112 I. Introduction The use of two levels of metal interconnect

More information

Lecture 1A: Manufacturing& Layout

Lecture 1A: Manufacturing& Layout Introduction to CMOS VLSI Design Lecture 1A: Manufacturing& Layout David Harris Harvey Mudd College Spring 2004 Steven Levitan Fall 2008 1 The Manufacturing Process For a great tour through the IC manufacturing

More information

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules 2. CMOS Fabrication, Layout, Design Rules Last module: Introduction to the course How a transistor works CMOS transistors This module: CMOS Fabrication Design Rules CMOS Fabrication CMOS transistors are

More information

Lecture 4 Lithography II

Lecture 4 Lithography II F. G. Tseng Lec4, Fall/2016, p1 Lecture 4 Lithography II!! Resist types 1.!Optical negative resist a.!polymer get cross link after exposure b.!developer is usually solvent (xylene ( ), toluene ( ), halogenated

More information

How To Write A Flowchart

How To Write A Flowchart 1 Learning Objectives To learn how you transfer a device concept into a process flow to fabricate the device in the EKL labs You learn the different components that makes up a flowchart; process blocks,

More information

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS Metallization deposition and etching Material mainly taken from Campbell, UCCS Application Metallization is back-end processing Metals used are aluminum and copper Mainly involves deposition and etching,

More information

DEPARTMENT OF MECHANICAL SCIENCE AND ENGINEERING UNIVERSITY OF ILLINOIS. ME498 PV Class. Laboratory Manual on Fundamentals of Solar Cell Manufacturing

DEPARTMENT OF MECHANICAL SCIENCE AND ENGINEERING UNIVERSITY OF ILLINOIS. ME498 PV Class. Laboratory Manual on Fundamentals of Solar Cell Manufacturing DEPARTMENT OF MECHANICAL SCIENCE AND ENGINEERING UNIVERSITY OF ILLINOIS ME498 PV Class Laboratory Manual on Fundamentals of Solar Cell Manufacturing Prepared by Bruno Azeredo, and Dr. Elif Ertekin 9/21/2013

More information

Photolithography. Dong-Il Dan Cho. Seoul National University Nano/Micro Systems & Controls Laboratory

Photolithography. Dong-Il Dan Cho. Seoul National University Nano/Micro Systems & Controls Laboratory Lecture 9: Photolithography School of Electrical l Engineering i and Computer Science, Seoul National University Nano/Micro Systems & Controls Laboratory Email: dicho@snu.ac.kr URL: http://nml.snu.ac.kr

More information

Isolation Technology. Dr. Lynn Fuller

Isolation Technology. Dr. Lynn Fuller ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Isolation Technology Dr. Lynn Fuller Motorola Professor 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035 Fax (585) 475-5041

More information

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design Introduction to CMOS VLSI Design Layout, Fabrication, and Elementary Logic Design CMOS Fabrication CMOS transistors are fabricated on silicon wafer Lithography process similar to printing press On each

More information

FABRICATION of MOSFETs

FABRICATION of MOSFETs FABRICATION of MOSFETs CMOS fabrication sequence -p-type silicon substrate wafer -creation of n-well regions for pmos transistors, -impurity implantation into the substrate. -thick oxide is grown in the

More information

Surface micromachining and Process flow part 1

Surface micromachining and Process flow part 1 Surface micromachining and Process flow part 1 Identify the basic steps of a generic surface micromachining process Identify the critical requirements needed to create a MEMS using surface micromachining

More information

Advanced Polymers And Resists For Nanoimprint Lithography

Advanced Polymers And Resists For Nanoimprint Lithography Q U A L I T Y A S S U R A N C E MICROSYSTEMS & NANOSYSTEMS SPECIAL REPORT Advanced Polymers And Resists For Nanoimprint Lithography Numerous polymer systems specifically designed for nanoimprint lithography

More information

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes

Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Ultra Fine Pitch Bumping Using e-ni/au and Sn Lift-Off Processes Andrew Strandjord, Thorsten Teutsch, and Jing Li Pac Tech USA Packaging Technologies, Inc. Santa Clara, CA USA 95050 Thomas Oppert, and

More information

The Physical Structure (NMOS)

The Physical Structure (NMOS) The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 3D Perspective 2 3 Fabrication

More information

Major Fabrication Steps in MOS Process Flow

Major Fabrication Steps in MOS Process Flow Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide Silicon substrate Oxidation (Field oxide) Photoresist Coating Mask-Wafer Alignment

More information

Manipulation and control of spatial ALD layers for flexible devices. Aimcal Memphis 2016; Edward Clerkx

Manipulation and control of spatial ALD layers for flexible devices. Aimcal Memphis 2016; Edward Clerkx Manipulation and control of spatial ALD layers for flexible devices Meyer Burger Netherlands Equipment manufacturer Functional inkjet printing Based in Eindhoven, the Netherlands Part of world-wide Meyer

More information

Introduction to Nanoscience and Nanotechnology

Introduction to Nanoscience and Nanotechnology Introduction to Nanoscience and Nanotechnology ENS 463 2. Principles of Nano-Lithography by Alexander M. Zaitsev alexander.zaitsev@csi.cuny.edu Tel: 718 982 2812 Office 4N101b 1 Lithographic patterning

More information

Wireless implantable chip with integrated Nitinol-based pump for radio-controlled local drug delivery

Wireless implantable chip with integrated Nitinol-based pump for radio-controlled local drug delivery Electronic Supplementary Material (ESI) for Lab on a Chip. This journal is The Royal Society of Chemistry 2014 Electronic Supplementary Information Wireless implantable chip with integrated Nitinol-based

More information

Chapter 3 Silicon Device Fabrication Technology

Chapter 3 Silicon Device Fabrication Technology Chapter 3 Silicon Device Fabrication Technology Over 10 15 transistors (or 100,000 for every person in the world) are manufactured every year. VLSI (Very Large Scale Integration) ULSI (Ultra Large Scale

More information

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width Microelectronics Introduction to the IC technology M.Rencz 11 September, 2002 9/16/02 1/37 Integrated circuits Development is controlled by the roadmaps. Self-fulfilling predictions for the tendencies

More information

Selective-Area Atomic Layer Deposition (SA-ALD) of Titanium Dioxide (TiO 2) using Poly(methyl methacrylate) (PMMA) Michael Tu 5/12/2016

Selective-Area Atomic Layer Deposition (SA-ALD) of Titanium Dioxide (TiO 2) using Poly(methyl methacrylate) (PMMA) Michael Tu 5/12/2016 Selective-Area Atomic Layer Deposition (SA-ALD) of Titanium Dioxide (TiO 2) using Poly(methyl methacrylate) (PMMA) Michael Tu 5/12/2016 Introduction The Minnesota Nano Center s Keller Hall facility includes

More information

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin Agenda Last module: Introduction to the course How a transistor works CMOS transistors This

More information

Fabrication Techniques for Thin-Film Silicon Layer Transfer

Fabrication Techniques for Thin-Film Silicon Layer Transfer Fabrication Techniques for Thin-Film Silicon Layer Transfer S. L. Holl a, C. A. Colinge b, S. Song b, R. Varasala b, K. Hobart c, F. Kub c a Department of Mechanical Engineering, b Department of Electrical

More information

L5: Micromachining processes 1/7 01/22/02

L5: Micromachining processes 1/7 01/22/02 97.577 L5: Micromachining processes 1/7 01/22/02 5: Micromachining technology Top-down approaches to building large (relative to an atom or even a transistor) structures. 5.1 Bulk Micromachining A bulk

More information

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS Contents: VI Sem ECE 06EC63: Analog and Mixed Mode VLSI Design PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS 1. Introduction 2. CMOS Fabrication 3. Simplified View of Fabrication Process 3.1 Alternative

More information

NANOMETER AND HIGH ASPECT RATIO PATTERNING BY ELECTRON BEAM LITHOGRAPHY USING A SIMPLE DUV NEGATIVE TONE RESIST

NANOMETER AND HIGH ASPECT RATIO PATTERNING BY ELECTRON BEAM LITHOGRAPHY USING A SIMPLE DUV NEGATIVE TONE RESIST NANOMETER AND HIGH ASPECT RATIO PATTERNING BY ELECTRON BEAM LITHOGRAPHY USING A SIMPLE DUV NEGATIVE TONE RESIST H. Elsner and H.-G. Meyer Institute for Physical High Technology (IPHT), Dept. of Cryoelectronics,

More information

Midterm evaluations. Nov. 9, J/3.155J 1

Midterm evaluations. Nov. 9, J/3.155J 1 Midterm evaluations What learning activities were found most helpful Example problems, case studies (5); graphs (good for extracting useful info) (4); Good interaction (2); Good lecture notes, slides (2);

More information

Chemical Vapor Deposition

Chemical Vapor Deposition Chemical Vapor Deposition ESS4810 Lecture Fall 2010 Introduction Chemical vapor deposition (CVD) forms thin films on the surface of a substrate by thermal decomposition and/or reaction of gas compounds

More information

Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications

Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications Authors: Jeb. H Flemming, Kevin Dunn, James Gouker, Carrie Schmidt, Roger Cook ABSTRACT Historically, while glasses have many

More information

Coatings and potting compounds for LED applications capabilities, limitations and trouble shooting

Coatings and potting compounds for LED applications capabilities, limitations and trouble shooting Coatings and potting compounds for LED applications capabilities, limitations and trouble shooting Content Some theory on conformal coatings and potting compounds Conformal coatings for lighting applications

More information

Final Project Report. Date Jan. 30 th, To: Kenji Homma, Adaptive Technologies, Blackburgh, Virginia.

Final Project Report. Date Jan. 30 th, To: Kenji Homma, Adaptive Technologies, Blackburgh, Virginia. Final Project Report Date Jan. 30 th, 2008 To: Kenji Homma, Adaptive Technologies, Blackburgh, Virginia. By: Zhengchun Peng, Ph.D. candidate Peter Hesketh, Professor School of Mechanical Engineering, Georgia

More information

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding Chapter 4 Fabrication Process of Silicon Carrier and Gold-Gold Thermocompression Bonding 4.1 Introduction As mentioned in chapter 2, the MEMs carrier is designed to integrate the micro-machined inductor

More information