Junction formation in Ge by coimplant. and pre-heating techniques

Similar documents
SCREEN Thermal Products

Characteristics of HfO 2 pmosfet with Ultrashallow Junction Prepared by Plasma Doping and Laser Annealing

Wet Processing Techniques for Achieving Ultra-shallow Junctions in Future CMOS Devices

Ultra-Shallow Junction Formation on 3D Silicon and Germanium Device Structures by Ion Energy Decoupled Plasma Doping

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

45nm Node p+ USJ Formation With High Dopant Activation And Low Damage

Doping and Oxidation

Laser Spike Annealing for sub-20nm Logic Devices

Fig.1: Comparison of various implant species energy and dose on surface amorphous layer depth.

Implant And Annealing Process Integration Issues To Reduce Device Variability For <10nm p+ & n+ Ultra-Shallow junctions

KEYWORDS: MOSFET, reverse short-channel effect, transient enhanced diffusion, arsenic, phosphorus, source, drain, ion implantation

1. Introduction. What is implantation? Advantages

Halbleiter Prof. Yong Lei Prof. Thomas Hannappel

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Antimony Clustering due to High-dose Implantation

Transient-Enhanced Diffusion in Shallow-Junction Formation

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Electrical Properties of Ultra Shallow p Junction on n type Si Wafer Using Decaborane Ion Implantation

Future technologies for electrical isolation of III-V Semiconductor devices

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Czochralski Crystal Growth

Blisters formation mechanism during High Dose Implanted Resist Stripping

Activation Behavior of Boron and Phosphorus Atoms Implanted in Polycrystalline Silicon Films by Heat Treatment at 250 C

Agenda o Semiconductor Materials o Crystal Growth o Intrinsic Semiconductors o Extrinsic Semiconductors

EE CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

CHAPTER 8: Diffusion. Chapter 8

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Abstract --- We investigated phosphorus and boon implanted emitter and selective emitter junction formation

MOS Front-End. Field effect transistor

Fabrication Technology

Chapter 18: Electrical Properties

Behavior and effects of fluorine in annealed n polycrystalline silicon layers on silicon wafers

Chapter 5. UEEP2613 Microelectronic Fabrication. Diffusion

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

CHAPTERS SUMMARY OF RESULTS

Chapter 3 CMOS processing technology

id : class06 passwd: class06

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9

Effective Mg activation for p-type GaN in mixed gas ambient of oxygen and nitrogen Wei Lu 1,2, David Aplin 2, A. R. Clawson 2 and Paul K. L.

Implant Metrology for Bonded SOI Wafers Using a Surface Photo-Voltage Technique

Future technologies for the electrical isolation of III-V semiconductor devices. Final report on grant no. GR/N32969 (including GR/S52797/01)

Materials of Engineering ENGR 151 ELECTRCIAL PROPERTIES

Design Consideration and Effect of Parameter Variation on sub-40nm Bulk MOSFET using TCAD Tool

EE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 04, 2012 Lecture 01

State of the art quality of a GeOx interfacial passivation layer formed on Ge(001)

Lab IV: Electrical Properties

Graduate Student Presentations

// / / / / / / / United States Patent (19) Konstantinov et al. 11 Patent Number: 5,804,482 (45) Date of Patent: Sep. 8, 1998

Process Flow in Cross Sections

Monitoring Ion Implantation and Annealing Precision to Reduce Device Variability

2. High Efficiency Crystalline Si Solar Cells

EE 5611 Introduction to Microelectronic Technologies Fall Tuesday, September 02, 2014 Lecture 01

Development of Silicon Pad and Strip Detector in High Energy Physics

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

MOSFET. n+ poly Si. p- substrate

High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates

Complementary Metal-Oxide-Semiconductor Very Large-Scale Integrated Circuit Design

X-Ray Reflectivity Study of Hafnium Silicate Thin Films Prepared by Thermal Chemical Vapor Deposition

MATTHEW A. WICKHAM 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

Flash Annealing Technology for USJ: Modeling and Metrology

Quarterly Report EPRI Agreement W

Chapter 5 Thermal Processes

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Chapter 18: Electrical Properties

Instructor: Dr. M. Razaghi. Silicon Oxidation

Enhancement of Phosphorus Activation in Vacancy. Engineered thin Silicon-on-Insulator Substrates

Activation of dopant in silicon by ion implantation under heating sample at 200 C

Contents. Abbreviations and Symbols... 1 Introduction... 1

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

PY2N20 Material Properties and Phase Diagrams

CHAPTER 8 HALL EFFECT STUDIES

Chicane Deceleration An Innovative Energy Contamination Control Technique in Low Energy Ion Implantation

1 INTRODUCTION 2 EXPERIMENTATION

Effect of annealing temperature on the electrical properties of HfAlO thin films. Chun Lia, Zhiwei Heb*

Oxidation induced precipitation in Al implanted epitaxial silicon

CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

Changing the Dopant Concentration. Diffusion Doping Ion Implantation

A Proposal of Schottky Barrier Height Tuning Method with Interface controlled Ni/Si stacked Silicidation Process

Change in stoichiometry

CHAPTER 6 PREVIOUSLY PUBLISHED RESULTS

Specimen Preparation Technique for a Microstructure Analysis Using the Focused Ion Beam Process

Semiconductors. The essential materials for microelectronics technology A key property: conductivity (or resistivity) - large dynamic range

An advantage of thin-film silicon solar cells is that they can be deposited on glass substrates and flexible substrates.

ECE440 Nanoelectronics. Lecture 08 Review of Solid State Physics

John Borland 1, Joshua Herman 2, Steve Novak 2, Hiroshi Onoda 3, Yoshiki Nakashima 3, Karim Huet 4, Walt Johnson 5 and Abhijeet Joshi 6

Jr data for 3 x 1013 cm - 2

Formation and Annihilation of Hydrogen-Related Donor States in Proton-Implanted and Subsequently Plasma-Hydrogenated N-Type Float-Zone Silicon

Semiconductor Compositional Metrology System. Elemental Composition Dopant Dosimetry Layer Thickness LEXES

In operandi observation of dynamic annealing: a case. Supplementary Material

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Chapter 3 Silicon Device Fabrication Technology

A Study on Thermal Stability Improvement in Ni Germanide/p-Ge using Co interlayer for Ge MOSFETs

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Transcription:

Junction formation in Ge by coimplant. and pre-heating techniques Takashi Kuroi Nissin Ion Equipment Co., Ltd. 0

Content Introduction Purpose and Motivation Experimental Acceptor impurity implanted Germanium Aluminum co-implantation with Phosphorus Pre-heating before implantation Summary 1

Introduction Mobility, Bandgap Si Ge GaAs InAs Mobility, electron 1,600 3,900 9,200 40,000 Mobility, hole 430 1,900 400 500 Bandgap 1.12 0.66 1.42 0.36 Integration Compatibility with Si Substrate Impurity Ge is one of the promising channel materials for advanced CMOS devices. 2

Problematic in n-type dopants Large n-type dopant diffusivity Diffusivity change due to out-diffusion Large N + /P Junction large leakage current Need precise control of dopant behaviors 3

Content Introduction Purpose and Motivation Experimental Acceptor impurity implanted Germanium Aluminum co-implantation with Phosphorus Pre-heating before implantation Summary 4

Sample preparation 4 inch CZ (100) Ge substrate Experimental Ion Implantation acceptor impurities: B, Al, Ga some samples co-implanted with PAI: Ge, C7 SiO 2 cap depo: 10-30nm RTA 500-700 o C 30sec Evaluation Rs, SIMS, TEM, Hall effect measurement* *the ALPro technology from Active Layer Parametrics, Inc. (CA) which uses a differential Hall measurement 5

Content Introduction Purpose and Motivation Experimental Acceptor impurity implanted Germanium Aluminum co-implantation with Phosphorus Pre-heating before implantation Summary 6

Profile Simulation Energies are chosen as Rp s are almost the same. C and Ge PAI: A little deeper profile Amorphous Ge thick Ge 100nm C 21nm 7

Rs vs Xj Acceptor impurities For Al, lowest Rs can be obtained including Ga not in the figure. Ge or C7 co-implant induces shallower and lower resistance. 8

Al depth profiles Al has a large tail. The tail is suppressed with PAI. Al diffusion never occurs during annealing up to 700 o C 30sec. 9

TEM observation Al 7keV 5E15 600 o C 30s EORD s remains in Al implant sample after 600 o C anneal. EORD s disappears after 700 o C anneal, but defects remains at near surface. Ge PAI produces ~100nm a-ge. No defects can be seen in Ge PAI sample after 700oC anneal. This explains the low Rs. Al 7keV 5E15 700 o C 30s Ge 100keV 1E15 +Al 7keV 5E15 as-ii Ge 100keV 1E15 +Al 7keV 5E15 700 o C 30s 10

Sub-summary Annealing behavior of Aluminum implanted Ge has been studied. (1) High solid solubility (2) Al profiles with severe tailing, but suppressed by PAI (3) No visible diffusion at less than RTA 700 o C, (No radiation enhanced diffusion) 11

Content Introduction Purpose and Motivation Experimental Acceptor impurity implanted Germanium Aluminum co-implantation with Phosphorus Pre-heating before implantation Summary 12

Al + P co-implant P diffusion retardation Diffusion retardation differs in between Al dose of 1E14 and 5E14 Energy Dose a-ge Thick (nm) Al 30keV 2.00E+15 63 Al 30keV 1.00E+15 55 Al 30keV 5.00E+14 47 Al 30keV 1.00E+14 0 Al 30keV 5.00E+13 0 Al 30keV 1.00E+13 0 13

Reason for Phos. Diffusion Retardation Amorphous Ge formation & vacancy mediated diffusion Electric field by Acceptor impurity 14

Concentration (a.u.) Field Retarded Phosphorus Diffusion in Al-implanted Germanium When carrier produced by Al exceeds the intrinsic carrier conc. ni at annealing temperature, remarkable diffusion retardation seems to occur by electric field induce by fixed charge distribution of Al. Jp = - D dc/dx μ Nd E Fixed charge distribution by Al - - - - - Built-in E-field Force by E P ion ni conc at annealing temp. + Force by P impurity gradient Depth (a.u.) 15

Content Introduction Purpose and Motivation Experimental Acceptor impurity implanted Germanium Aluminum co-implantation with Phosphorus Pre-heating before implantation Summary 16

Effect of oxygen in Ge substrate Root cause of low activation is oxygen atom at the surface of the Ge substrate. Ge crystal image Ge Solved oxygen Act as donor (Thermal Double Donor) 17

2. Oxygen desorption by heating Ge substrate Pre-heating before ion implantation Solid-solved oxygen is out-diffused by heating the substrate >400 C. SIMS of oxygen Pre-heating 450 C 18

High temperature implanter IMPHEAT High temperature platen IMPHEAT is high-temperature implanter for SiC power device. Substrate on the platen can be heated up to 500 degc. In this study, Ge substrates were heated up to 450 degc and implanted after cooling in the vacuum chamber. 19

In vacuum Experimental sequence Pre-heating in vacuum Ge substrate was heated up to 450 degc. Flash lamp annealing LA-3000-F of SCREEN Semiconductor Solutions 590 to 760 C Cooling down Keep the wafer in the vacuum chamber before implantation. Pre-amorphization implant (PAI) Ge +, 10keV, 1E15 Ion implantation BF 2+, 4keV, 1E15 Evaluation Sheet resistance SIMS Carrier concentration, Carrier mobility by hall effect measurement IMPHEAT Chain implant recipe 20

Sheet resistance [ /sq] 3. Result of p+ dopant activation 1400 1200 with pre-heating without pre-heating 1000 28% 800 600 400 550 600 650 700 750 800 FLA temperature [degc] Rs can be reduced by oxygen desorption by pre-heating 21

SIMS profile of boron as-implant annealed Xj 14.5 nm Xj 15.2 nm Dopant profile is not the cause of the difference of Rs. 22

Carrier concentration [cm -2 ] Carrier mobility [cm 2 /v s] Carrier concentration, Carrier mobility 1.6E14 1.4E14 1.2E14 1.0E14 8.0E13 6.0E13 4.0E13 Pre-heated Unheated 550 600 650 700 750 800 FLA temperature [degc] Carrier concentration 140 130 120 110 100 90 80 70 60 Carrier mobility Pre-heated Unheated 550 600 650 700 750 800 FLA temperature [degc] Lower Rs of pre-heated wafer is due to the higher carrier mobility. 23

Sub-summary Oxygen at the surface region of Ge substrate affects activation of accepter ion. Oxygen at the surface is possible to desorb by heating in vacuum. Sheet resistance of Ge substrate can be decreased by the preheating. The increase in carrier mobility is reason for this phenomenon. Reduction of oxygen in Ge substrate by pre-heating is effective for forming p + diffusion layer with low resistance. 24

Summary Donor and acceptor impurities mainly focused on Al, B and P implanted Ge has been characterized in terms of diffusion behaviors, carrier activations and others. Among Group III elements, Al shows shallower junction and lower Rs performance. No diffusion occurs under annealing conditions performed in the experiment (up to 700 o C 30sec). The co-existence of acceptor and donor impurities influences the diffusion and activation behaviors of donor impurity. Al co-implanted with P retards the P diffusion. Two possible mechanisms: One is crystal state difference before annealing due to Al dose, and the other is inverse electric field induced by activated Al distribution. Further studies are necessary to clarify. Reduction of oxygen in Ge substrate by pre-heating is effective for forming p + diffusion layer with low resistance. 25

This work is based on the presentation of IIT2016 and ITJT2017. IIT2016 Annealing Behavior of Aluminum Implanted Germanium by H. Onoda, Y. Nakashima, T. Nagayama, S. Sakai (Nissin Ion Equipment ) A. Joshi (Active Layer Parametrics) and S. Zaima (Nagoya University) IWJT2017 A Novel Approach for Highly Activated p + Diffusion Layer Formation in Germanium by Pre-heating Oxygen Desorption before Ion Implantation by T. Igo, T. Higuchi, T. Nagayama, T. Kuroi, N. Hamamoto (Nissin Ion Equipment ) H. Tanimura, H. Kawarazaki, T. Aoyama, S. Kato and I. Kobayashi (SCREEN Semiconductor Solutions) 26