Report 2. Aaron Pederson EE 432 Lab Dr. Meng Lu netid: abp250 Lab instructor: Yunfei Zhao. Steps:

Similar documents
Report 1. B. Starting Wafer Specs Number: 10 Total, 6 Device and 4 Test wafers

CyMOS process Spring 2016 Iowa State University

EE432/532 CYMOS PROCESS PWELL LITHOGRAPHY AND DIFFUSION

EE 432/532 CyMOS process PWELL Lithography & Diffusion Feb 24, 2016

EE 432 CyMOS process PWELL Photolithography and Diffusion Feb. 23th 2017

Lab 2: PWELL Lithography and Diffusion

Microelectronic Device Instructional Laboratory. Table of Contents

This Appendix discusses the main IC fabrication processes.

Lab 1: Field Oxide. Overview. Starting Wafers

Lab #2 Wafer Cleaning (RCA cleaning)

Total Points = 110 possible (graded out of 100)

EE 432/532 Field oxide CyMOS process Jan. 24, 2017

PDS Products PRODUCT DATA SHEET. BN-975 Wafers. Low Defect Boron Diffusion Systems. Features/Benefits BORON NITRIDE

Diffusion/Anneal SOP Page 1 of 12 Revision

Increased Yield Using PDS Products Grade BN-975 with Hydrogen Injection

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Document version 1.1 September 2012

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9

Photolithography I ( Part 2 )

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

How To Write A Flowchart

Fabrication and Layout

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Schematic creation of MOS field effect transistor.

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

MEMS Surface Fabrication

Temperature Scales. Questions. Temperature Conversions 7/21/2010. EE580 Solar Cells Todd J. Kaiser. Thermally Activated Processes

3.155J / 6.152J MICROELECTRONICS PROCESSING TECHNOLOGY TAKE-HOME QUIZ FALL TERM 2003

Lecture 0: Introduction

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making

DEPARTMENT OF MECHANICAL SCIENCE AND ENGINEERING UNIVERSITY OF ILLINOIS. ME498 PV Class. Laboratory Manual on Fundamentals of Solar Cell Manufacturing

EELE408 Photovoltaics Lecture 02: Silicon Processing

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

2015 EE410-LOCOS 0.5µm Poly CMOS Process Run Card Lot ID:

VLSI INTRODUCTION P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Major Fabrication Steps in MOS Process Flow

CMOS LAB MANUAL CMOS LAB MANUAL

Wafer Cleaning and Oxide Growth Laboratory Dr. Lynn Fuller Webpage:

Bulk MEMS Fabrication Details Dr. Lynn Fuller, Casey Gonta, Patsy Cadareanu

Czochralski Crystal Growth

Isolation Technology. Dr. Lynn Fuller

Semiconductor Device Fabrication Study

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

Fabrication and Layout

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Via Fill in Small Trenches using Hot Aluminum Process. By Alice Wong

CMOS VLSI Design. Introduction. All materials are from the textbook Weste and Harris, 3 rd Edition CMOS VLSI DESIGN. Introduction

EE 527 MICROFABRICATION. Lecture 15 Tai-Chang Chen University of Washington EE-527 M4 MASK SET: NPN BJT. C (sub) A E = 40 µm x 40 µm

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Fabrication Technology

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Because of equipment availability, cost, and time, we will use aluminum as the top side conductor

Surface MEMS Fabrication Details Dr. Lynn Fuller, Adam Wardas, Casey Gonta, Patsy Cadareanu

The Physical Structure (NMOS)

Chapter 5 Thermal Processes

FABRICATION of MOSFETs

Cobalt Silicide Formation and Patterning Technology

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Chapter 2 Problems. The CMOS technology we need to realize is shown below, from Figure 1-34 in the text. S P + N P + N WELL P +

VLSI Systems and Computer Architecture Lab

VLSI Technology. By: Ajay Kumar Gautam

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Direct Analysis of Photoresist by ICP-MS. Featuring the Agilent Technologies 7500s ICP-MS

Nitride Deposition SOP Page 1 of 14 Revision

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Chapter 3 CMOS processing technology

Lecture #18 Fabrication OUTLINE

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

Graduate Student Presentations

Supporting Information

Problem 1 Lab Questions ( 20 points total)

Lecture 1A: Manufacturing& Layout

Chapter 2 Manufacturing Process

Instructor: Dr. M. Razaghi. Silicon Oxidation

Surface micromachining and Process flow part 1

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Why silicon? Silicon oxide

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Summary of Selected EMCR732 Projects for Spring 2005 Mike Aquilino Dr. Lynn Fuller

EE C245 ME C218 Introduction to MEMS Design Fall 2011

EE 560 FABRICATION OF MOS CIRCUITS. Kenneth R. Laker, University of Pennsylvania

Photolithography Process Technology

Department of Electrical Engineering. Jungli, Taiwan

CTR LPCVD SOP Page 1 of 17 Revision

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Regents of the University of California

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Bruce Furnace Recipes Dr. Lynn Fuller Webpage: Electrical and Microelectronic Engineering

Chapter 2 MOS Fabrication Technology

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

Transcription:

Aaron Pederson EE 432 Lab Dr. Meng Lu netid: abp250 Lab instructor: Yunfei Zhao Report 2 A. Overview This section comprised of source and drain construction for the NMOS and PMOS. This includes two different photolithography and doping steps. The first lithography was for the PMOS source and drain. The PMOS s/d were doped with Boron to create p-type regions. Then, for the second lithography, the NMOS s/d areas were exposed and doped with Phosphorous to create n-type regions. B. Photolithography and etching for PMOS Source and Drain The photolithography and etching for the PMOS source and drain was performed by using a mask to expose a photoresist layer and etching away the oxide underneath. Steps: 1. Spin HDMS (hexamethyldisilazane) adhesion layer a. Spins at 4000 rpm for 25 seconds 2. Spin PR a. A25014E-IR b. Spins at 4000 rpm for 25 seconds 3. Prebake a. Cooked on hot plate at 120 C for 1 minute 4. Exposure a. Align the mask with the wafer features(used first alignment features) b. Exposure machine for 90 seconds 5. Develop PR a. Soaked In MIF-300 developer for 60-90 seconds 6. Cascade rinse a. Soaked for 3 minutes to wash off developer 7. Dry

8. Inspect a. Used microscope to inspect the features on the wafer to make sure everything went well. b. They looked good. There were a few contaminations we spotted but most of the wafers were good.

C. Boron deposition and drive for PMOS For boron deposition, we must do a standard clean and perform a deposition step, then a drive step. Steps: 1. Standard clean a. All standard clean steps 2. Place wafers in boat with device side facing boron source wafers and shield wafers on the other side of device wafers. 3. Boron Predeposition a. Push i. Tempuature at 850 C ii. Push at rate of 1 inch / 12 seconds b. Recovery i. Ambient 1 lpm N2+1 lmp O2 ii. For 20 minutes c. Source i. Ambient 1lpm N2 + 1 lpm O2 + 40 sccm H2 ii. Tempature 850 C iii. For 2 minutes d. Soak i. 2 lpm N2 flowing ii. 850C iii. For 50 min e. Pull i. 2lpm N2 ii. 850 C iii. Pull out at 1 inch / 12sec 4. Deglaze a. BOE i. 30 seconds ii. Takes off oxide layer b. Cascade rinse i. Takes off chemicals and residue c. Spin rinse and dry i. Cleans and dries wafers 5. Standard clean a. All steps from part C again 6. P-well Low -Temp Oxidation and Boron drive a. Bubbler on i. Temp at 98 C ii. 200 sccm N2 b. Push i..3 slpm dry N2 ii. Furnace temp at 800 C

iii. Rate at 1 inch/12 sec c. LTO i. 200 sccm bubbler N2 vent bubbler to tube ii. Temp at 800 C still iii. Let sit for 30 mins d. Turn bubbler off e. Pull i..3 slpm dry N2 ii. Furnace temp at 800 C f. Take wafers out of furnace boat g. Deglaze i. BOE for 30 seconds ii. Cascade rinse iii. Spin rinse/dry h. Put wavers back in furnace boat i. Push j. Ramp up i. Turn temp to drive tempature ii. Turn on bubbler k. Wait for furnace to reach drive temp and begin oxidation i. Let bubbler vent to furnace ii. Wait for desired oxidation time l. Bubbler off m. Drive i. Set nitrogen to 1slpm ii. Wait a long time n. Ramp down to 800 C or 600 C o. Remove wafers p. Unload wafers and move to storage bin

D. Photolithography and etching for NMPS s/d The photolithography and etching for the NMOS source and drain was performed by using a mask to expose a photoresist layer and etching away the oxide underneath. These exposed regions of silicon will be doped with Phosphorous to create n-type regions. Steps: 1. Spin HDMS (hexamethyldisilazane) adhesion layer a. Spins at 4000 rpm for 25 seconds 2. Spin PR a. A25014E-IR b. Spins at 4000 rpm for 25 seconds 3. Prebake a. Cooked on hot plate at 120 C for 1 minute 4. Exposure a. Exposure machine for 90 seconds(second alignment features) 5. Develop PR a. Soaked In MIF-300 developer for 60-90 seconds 6. Cascade rinse a. Soaked for 3 minutes to wash off developer 7. Dry 8. Inspect a. Used microscope to inspect the features on the wafer to make sure everything went well. b. They looked good. There were a few contaminations we spotted but most of the wafers were good. c. We can also see slight misalignment that may or may not cause issues.

E. Phosphorus deposition and drive for NMOS For Phosphorous deposition, we must do a standard clean and perform a deposition step, then a drive step. Steps: 1. Standard clean a. All standard clean steps 2. Place wafers in boat with device side facing boron source wafers and shield wafers on the other side of device wafers. 3. Boron Predeposition a. Push i. Tempuature at 900 C ii. Push at rate of 1 inch / 12 seconds b. Source i. 1 lpm N2 flowing ii. Tempature 900 C iii. For 45 minutes c. Pull i. 2lpm N2 ii. 900 C iii. Pull out at 1 inch / 12sec 4. Deglaze a. BOE i. 30 seconds ii. Takes off oxide layer b. Cascade rinse i. Takes off chemicals and residue c. Spin rinse and dry i. Cleans and dries wafers 5. Standard clean a. Since we did this in the same day, we did not have to clean the wafers. 6. P-well Low -Temp Oxidation and Boron drive a. Bubbler on i. Temp at 98 C ii. 200 sccm N2 b. Push i. 1 slpm dry N2 ii. Furnace temp at 800 C iii. Rate at 1 inch/12 sec c. Ramp up i. 1 slpm N2 ii. Temp to 1075 C iii. Wait 10 mins

d. Oxidation i. 1 slpm H2O ii. 1075 C iii. 10 mins e. Drive i. 1 slpm N2 ii. 1075 C iii. 20 mins f. Ramp Down i. 1 slpm N2 ii. Set to 800 C iii. Wait 8 min g. Pull i. 1 slpm N2 ii. 800 C iii. 1 inch every 12 seconds h. Unload wafers and move to storage bin after letting cool

F. Results We have not been measuring the oxide thickness in our group for some reason. But upon inspection of the wafers in the microscope, the devices look like they are forming correctly. There are a few transistors that are very small that looks like the source and drain are merged together so they may not function properly. But these are only a few wafers. Also, we lost track of which test wafer is which and we think that we messed up one of them so we can no longer test them with the spectrum analyser.

G. Appendix: Oxidation Chemical Reactions: Oxidation Equations x 2 o xi B 2 xo xi B / A t Diffusion Equations