Integration of Block-Copolymer with Nano- Imprint Lithography: Pushing the Boundaries of Emerging Nano-Patterning Technology

Similar documents
Supporting Online Material for

Introduction to Micro/Nano Fabrication Techniques. Date: 2015/05/22 Dr. Yi-Chung Tung. Fabrication of Nanomaterials

Vertically aligned Ni magnetic nanowires fabricated by diblock-copolymer-directed Al thin film anodization

Development of block copolymer systems for directed self assembly at the University of Queensland

Nanofabrication Prof. Stephen Y. Chou NanoStructure Laboratory

Surface Acoustic Wave fabrication using nanoimprint. Zachary J. Davis, Senior Consultant,

Advanced Polymers And Resists For Nanoimprint Lithography

Dr. Priyabrat Dash Office: BM-406, Mob: Webpage: MB: 205

NanoSystemsEngineering: NanoNose Final Status, March 2011

Nanoimprinting in Polymers and Applications in Cell Studies. Albert F. YEE Chemical Engineering & Materials Science UC Irvine

Figure 6. Rare-gas atom-beam diffraction patterns. These results were obtained by Wieland Schöllkopf and Peter Toennies at the Max-Planck Institute

Half-pitch 15-nm metal wire circuit fabricated using directed self-assembly of PS-b-PMMA

WP7 JRA2 JRA2 Research on High Precision Manufacturing. Investigation of optimum NIL stamp fabrication method to copy sub-10 nm BCP features

Macrophase Separation Using Block Copolymer Blends

Compact hybrid plasmonic-si waveguide structures utilizing Albanova E-beam lithography system

Nano-imprinting Lithography Technology І

Thermal Nanoimprinting Basics

Choi, Jun-Hyuk Korea Institute of Machinery & Materials

Chapter 3 Silicon Device Fabrication Technology

Lessons Learned from SEMATECH s Nanoimprint Program

Single-digit-resolution nanopatterning with. extreme ultraviolet light for the 2.5 nm. technology node and beyond

Applications of Nano Patterning Process 1. Patterned Media

Nanotechnology makes brighter LED s. Michael P.C. Watts

NANO-FABRICATION FOR MESOSCOPIC PHYSICS

2006 UPDATE METROLOGY

Introduction to Lithography

SCIENCE CHINA Technological Sciences. Replication of large area nanoimprint stamp with small critical dimension loss

Micro- and Nano-Technology... for Optics

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

ADDRESSING THE CHALLENGES OF DIRECTED SELF ASSEMBLY IMPLEMENTATION

Fabrication Technology, Part I

Lecture 22: Integrated circuit fabrication

Design and Fabrication of Micro- Tip Arrays for Nano- Scale Atom- Probe Tomography

Soft Lithography. Jin-Goo Park. Materials and Chemical Engineering Hanyang University, Ansan. Electronic Materials and Processing Lab.

Imprint Lithography: Getting to the Next Level

Micro & nanofabrica,on

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Seminar Micro- and Nano-technology

Introduction to Nanoscience and Nanotechnology

Nano-Scale Manufacturing:

NIL defect performance toward High volume mass production

EUV Transmission Lens Design and Manufacturing Method

UV15: For Fabrication of Polymer Optical Waveguides

Today s Class. Materials for MEMS

One-kilobit cross-bar molecular memory circuits at 30-nm half-pitch fabricated by nanoimprint lithography

Fabrication Techniques for Thin-Film Silicon Layer Transfer

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

2010 NMS RESEARCH NEEDS IN PATTERNING, NANOENGINEERED MATERIALS, AND METROLOGY July 8, 2010

EUV Transmission Lens Design and Manufacturing Method

Fabrication Technologies and Instruments. The available fabrication technologies and instruments for fabricating the sub-wavelength

Directed Self Assembly of Block Copolymers

Czochralski Crystal Growth

Nanoimprint Lithography and Applications at Hewlett Packard Labs

Micro and nano structuring of carbon based materials for micro injection moulding and hot embossing

纳米压印技术最新进展. Obducat Technologies AB., Sweden Gang Luo,

Innovative Roll-to-Roll Equipment & Material Development Suite

Roll-to-Roll Nanoimprint - 6 회 -

Preface Preface to First Edition

Key Technologies for Next Generation EUV Lithography

High Sensitivity of Phase-based Surface Plasmon Resonance in Nano-cylinder Array

Nanoscale Imaging, Material Removal and Deposition for Fabrication of Cutting-edge Semiconductor Devices

Direct Patterning of Self Assembled Nano-Structures of Block Copolymers via Electron Beam Lithography

In-situ Metrology for Deep Ultraviolet Lithography Process Control

Surface Passivation Process Study with Polyimide for High Voltage IGBT

Polymer-based Microfabrication

Towards cost-effective and low defectivity DSA flows for line/space patterning

Simultaneous Reflection and Transmission Measurements of Scandium Oxide Thin Films in the Extreme Ultraviolet

Superionic Solid State Stamping (S4)

CONTROLLING IMAGE PLACEMENT ERRORS DURING THE FABRICATION OF EUVL MASKS

Nano-imprint Technology on LED Applications

MEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts

In operandi observation of dynamic annealing: a case. Supplementary Material

Magnetic pinning in hybrid YBa 2 Cu 3 O 7-x /ferromagnetic nano-dot structures obtained by di-block copolymer self-assembly method

EECS130 Integrated Circuit Devices

Introduction to Micro and Nanotechnologies

Advanced Lithography Updates and Challenges for Metrology and Inspection

Silver Diffusion Bonding and Layer Transfer of Lithium Niobate to Silicon

Supporting Information

Plasma Etching Rates & Gases Gas ratios affects etch rate & etch ratios to resist/substrate

More on VLSI Fabrication Technologies. Emanuele Baravelli

Fully-integrated, Bezel-less Transistor Arrays Using Reversibly Foldable Interconnects and Stretchable Origami Substrates

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

THIN METALLIC LAYERS STRUCTURED BY E-BEAM LITHOGRAPHY. Miroslav HORÁČEK, Vladimír KOLAŘÍK, Michal URBÁNEK, František MATĚJKA, Milan MATĚJKA

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Supplementary Figure S1 Photograph of MoS 2 and WS 2 flakes exfoliated by different metal naphthalenide (metal = Na, K, Li), and dispersed in water.

Three-dimensional SU-8 structures by reversal UV imprint

Study of ADI (After Develop Inspection) On Photo Resist Wafers Using Electron Beam (II)

Production and analysis of optical gratings and nanostructures created by laser based methods

Multiphoton lithography based 3D micro/nano printing Dr Qin Hu

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

FY06 ACCOMPLISHMENTS. Nanoelectronics Manufacture, Inspection, and Repair using Thermal Dip Pen Nanolithography

Macroscopic Arrays of Block Copolymers with Areal Densities of 10 Terbit/inch 2 and Beyond

Technology process. It s very small world. Electronics and Microelectronics AE4B34EM. Why is the integration so beneficial?

Micro-Nano Fabrication Research

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Study of the resist deformation in nanoimprint lithography

Center for Scalable and Integrated NanoManufacturing

ADOPT Winter School Merging silicon photonics and plasmonics

Ajay Kumar Gautam [VLSI TECHNOLOGY] VLSI Technology for 3RD Year ECE/EEE Uttarakhand Technical University

Transcription:

Integration of Block-Copolymer with Nano- Imprint Lithography: Pushing the Boundaries of Emerging Nano-Patterning Technology April 2010 update SNL Geoff Brennecka (PI) Bruce Burckel Matt George Jack Skinner Peter Yang Chip Steinhaus Sarah Allendorf (PM) University of New Mexico Prof. Steve Brueck Alex Raub Philip Hakeem Intel Todd Younkin David Shykind Mike Garner ExxonMobil Mark Disko University of Wisconsin Prof. Paul Nealey Prof. Juan de Pablo Charlie Liu Darin Pike Lance Williamson Brandon Peters

Outline Brief Review of Concept/Goals (Brennecka) Programmatic Update (Brennecka) IL Update (Brueck) DSA/DBCP update (Nealey and de Pablo) NIL update (Skinner) Metrology update (Burckel) Input from Industry Partners

International Technology Roadmap for Semiconductors (ITRS) 11 nm half-pitch for dense pattern, 4.5 nm CDs by 2022 Optical Lithography Limit: 32 nm ½ pitch (193 nm, H 2 O, double exposure) Our charge: explore the feasible limits for critical parameters (e.g., CD, defect densities, LRO, LER, etc.) especially as they relate to other relevant parameters (e.g. annealing time for assembly, size and size distribution of directing features, pattern transfer processes, etc.) Next Generation Lithography (NGL) Extreme Ultraviolet Lithography (EUVL) 13.2 nm soft x-ray source power High-resolution resist development Low Line Edge Roughness (LER) Complexity and cost Maskless (ML2) Electron-beam Costly, slow Imprint Lithography Long-range order* Overlay Defect density Low cost Directed Self-assembly Defect density Alignment Assemble various pattern densities/pitches Long-range order

Proposed Route IL Top-down + Bottom-up Optical Interference Lithography (IL) + Directed self-assembly of di-block-copolymers (DBCP) + Nano-Imprint Lithography (NIL) IL pattern DBCP Use Interference Lithography (IL) to define chemical pre-patterns 60-90 nm pitch over ~4 cm 2 areas avoid e-beam Directed self-assembly of di-block copolymers (DBCP) 20-30 nm pitch device patterns 10-50 nm CDs Half-pitch to ~11 nm over ~4 cm 2 areas Pattern transfer to create Nano-Imprint lithography (NIL) template masters Characterize CD, uniformity, defect density, LER, etc. Demonstrate reliable pattern transfer over large areas Use NIL to demonstrate prototypes of three devices Hybrid 1D/2D plasmonic resonator Nanowire transistor/sensor array Crossbar nanowire array etch transfer to NIL NIL to die

Optical Interference Lithography Prof. Steven J. Brueck, Alex Raub, Matt George, Lance Williamson An interference pattern is formed by splitting two or more spatially and temporally coherent light waves, producing a periodic series of fringes with intensity minima and maxima. 2-beam interference produces fringes with a period of (λ/2)/sin(θ/2) 3-beam interference produces arrays with hexagonal symmetry 4-beam interference produces arrays with rectangular symmetry This interference pattern is recorded in a photopolymer which is subsequently baked/ developed Critical dimensions approach 50 nm, patterned areas approach 4cm 2 Receive wafers with chemical brush layer from UW Coat with photoresist Pattern with IL Area ~ 4cm 2 CD range 60-100 nm Brueck, Proc. IEEE 93 1704 (2005)

Block-Copolymer Self Assembly Prof. Paul F. Nealey, Charlie Liu, Lance Williamson Prof. Juan de Pablo, Darin Pike, Brandon Peters DBCP: two immiscible polymer covalently bonded together Periodicity depends on the polymer molecule length and morphology depends on the volume fraction of each block Structures include lamellae, cylinders, spheres, and gyroids Ross et al., MRSB 33 838 (2008) Periodic Lines Bends 500 nm T-junctions Spots Isolated Lines Receive patterned chemical brush layer from UNM Spin-coat block copolymer Polymer candidates, polystyrene, PMMA Anneal to drive self-assembly (lamellae or cylinders) Selectively remove one polymer and brush layer Leverage density multiplication to reduce dimensions below 50 nm Model mechanisms for polymer and surface interactions, separation, structure formation Jog 300 nm Ruiz et al., Science 321 936 (2008) Stoykovich et al. ACS Nano, 2007, Science 2005

Pattern Transfer/Metrology Geoff Brennecka, Bruce Burckel, Matt George New Mexico The sub-100 nm DBP-based patterns will be used as etch masks, enabling pattern transfer into the substrates by high-density plasma etching Dry etching combines chemical reactivity with physical ion bombardment to selective remove desired materials at greater rates than the mask materials Material removal is inherently anisotropic High-density tools enable independent control of ion energy and density, providing more control over feature profiles, sidewall roughness, etching rates, selectivity SOI-type substrates can finely control etch depth by providing an etch stop DBCP etch masks and pattern transfer fidelity will be characterized using AFM, SEM, CDSEM, etc. Liu et al., JVSTB 25 1963 (2007) Receive DBCP-patterned wafers from UW Transfer pattern into underlying substrate films using plasma etching Characterize defect density, CDs, LER, defect densities before and after etching with high-resolution SEM, AFM Demonstrate reliable pattern transfer over large areas Fabricate DBCP-NIL prototype devices

Nano-Imprint Lithography Jack L. Skinner, Peter Yang, Elaine Yang, Chip Steinhaus California Nanoimprint lithography (NIL) uses a mold to transfer patterns into a thermally or UV cured resist NIL can be used to fabricate large areas of features with sizes <10 nm. Compared with e-beam and FIB, NIL can pattern entire wafer surfaces in the matter of minutes, which is important for high throughput NIL is cost effective and shows great promise as an economical nanoscale manufacturing technology. Skinner et al., TNANO. 7 527 (2008) We have used NIL to create: Plasmonic optical sensors for visible light Nanowire chemical sensors Narrow band optical modulators Talin et al., APL. 89 153102 (2006) Skinner et al., Opt. Express 16 3701 (2008) Receive NIL Templates from SNL-NM Pattern wafers using NIL templates Characterization of defect density, CDs, LER, defect densities (SNL-NM) Design device patterns/masks Pattern prototype devices Fabricate devices (w/snl-nm) Characterize device performance Hybrid 1D/2D plasmonic resonator Nanowire transistor sensor array Crossbar nanowire array

Demonstration Structures BCP shown after deposition, annealing, and removal of minority block T-junctions Periodic Lines Spots 1D plasmonic structures after lift-off of majority block Bends PMMA cylinders shown after NIL Second metal deposition with evaporation 500 nm 4 to 30 nm Integrated 1D/2D plasmonic device shown after final lift-off Top view of 1D/2D plasmonic device. Start with straightforward plasmonic structure to establish proof of concept and initiate characterization; structure can also be fabricated with IL-directed self assembly (not shown). Jog 300 nm Isolated Lines Stoykovich et al. ACS Nano, 2007, Science 2005 Eventually demonstrate ability to fabricate wide variety of feature types, sizes, and pitches all on single die. Quantify defects at every stage, independent and compounding

Technical Goals and Milestones The overall goals are to demonstrate IL+DBCP+NIL as a viable method for patterning large areas with low defect densities, fabricate prototype electronic and photonic devices with this technology, push CD to 11 nm half pitch, and increase understanding of directed DBCP self assembly mechanisms through modeling and simulation Goal Milestone IL directed BCP assembly (lines and dots, 20nm half-pitch Completion Date 06/30/2010 NIL template using IL directed BCP assembly (20nm half pitch) Si template fabrication 09/30/2010 Quantitative characterization of pattern quality 12/31/2010 Hybrid 1D/2D plasmonic resonator 04/30/2011 Photonic/electronic device prototypes Nanowire transistor array 08/31/2011 Crossbar nanowire array 12/31/2011 IL directed BCP assembly (lines and dots, 20nm half-pitch) 06/30/2012 NIL template using IL directed BCP assembly (11nm half pitch) Si template fabrication 09/30/2012 Quantitative characterization of pattern quality 12/31/2012 Submit SAND report 12/31/2012

Programmatic Update Funding NINECo corporate funding still awaiting IP agreements (?) Budgeted for $70k, appears that only $55k will be coming through; SNL will take the hit this year Next meeting: EIPBN is 7 weeks out (June 1-4); propose either: project meeting 1-2 weeks before EIPBN to (p)review content for talks project meeting 1 or 3 weeks after EIPBN, including new ideas NINE nano-expo is June 6-12; more details should be coming from Regan... Students UNM still searching for a replacement for Philip Hakeem Lance Williamson will be at SNL-NM this summer with access to both SNL and UNM facilities; Brandon s status is pending, but should be in ABQ with access to supercomputer facilities Students budgeted for university pay rates; supplemental contracts to bring their pay in line with normal SNL student interns? Internal SNL project review at end of April Considering excellent progress so far, do not anticipate problems Welcome any figures, prose for inclusion