Enabling Low Defectivity Solutions Through Co- Development of CMP Slurries and Cleaning Solutions for Cobalt Interconnect Applications

Similar documents
Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

1.1 Background Cu Dual Damascene Process and Cu-CMP

Post Cleaning Chemical of Tungsten Chemical Mechanical Planarization for Memory Devices. Jun Yong Kim Cleaning/CMP Technology

CMP Process Development for the Via- Middle 3D TSV Applications at 28nm Technology Node

SLURRY FORMULATION OPTIONS

Haiyan Li 1*, Akira Endou 2, Annette Schaper 1, Todd Eck 1, Toshio Shinoda 2, Anne Miller 1*

POST-CMP CLEANING OF HYDROPHILIC AND HYDROPHOBIC FILMS USING AQUEOUS ASSISTED CO 2 CRYOGENIC CLEANING

Research Activities on Defect Improvement of CMP Process in 1x nm Foundry Device

Integration Issues with Cu CMP

BEOL PRE-METALLIZATION WET CLEAN: POST-ETCH RESIDUE REMOVAL AND METAL COMPATIBILITY

Feature-level Compensation & Control. CMP September 15, 2005 A UC Discovery Project

CMP COST ISSUES & IMPACT ON CONSUMABLES FOR MEMORY AND LOGIC

CONTROLLED COBALT RECESS FOR ADVANCED INTERCONNECT METALLIZATION.

Copper Interconnect Technology

Post CMP Cleaning SPCC2017 March 27, 2017 Jin-Goo Park

CMP Solutions for the Integration of High-K Metal Gate Technologies

Understanding and Reducing Copper Defects

2009 Market Slurries and Particles in CMP & a Bit Beyond

CMP Defects and Evolution of PCMP Cleans

Linx Consulting, Inc.

Key Factors that Influence Step Height Reduction Efficiency and Defectivity during Metal CMP

The History & Future of

OXIDE STOP-IN-FILM CMP: NEW CHALLENGES FOR THE NEXT GENERATION MEMORY DEVICES. Andrey Zagrebelny, Sony Varghese, Andrew Carswell

PerformanceProfile. Initial Tests Demonstrate Improved Yield. Introduction

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Introducing Advanced PCMP Cleaning Solutions

Enabling Thin Wafer Metal to Metal Bonding through Integration of High Temperature Polyimide Adhesives and Effective Copper Surface Cleans

The Effect of Inhibitors on the Electrochemical Deposition of Copper Through-silicon Via and its CMP Process Optimization

Post-CMP Cleaning: Interaction between Particles and Surfaces

AVS CMP Users Group Meeting

CMP Users Meeting. Impact of CMP buffing chemistry on defects level for interconnections on CMOS processing. April 12 th 2013 D.

IC Fabrication Technology Part III Devices in Semiconductor Processes

Outline. Interconnect scaling issues Polycides, silicides and metal gates Aluminum technology Copper technology

Evolution and Revolution of Cerium Oxide Slurries in CMP

CMP for Thru-Silicon Vias TSV Overview & Examples March 2009

Cleaning Trends for Advanced Nodes. April 9, 2018 Scotten W. Jones President IC Knowledge LLC

Linx Consulting Inc. CMP TECHNOLOGIES and MARKETS to the 5 nm NODE. See Beyond the Horizon. Eighth Edition

Czochralski Crystal Growth

NCAVS CMPUG Meeting July 16, 2009

Copyright Fujimi Corporation 2013

Overview of CMP for TSV Applications. Robert L. Rhoades, Ph.D. Presentation for AVS Joint Meeting June 2013 San Jose, CA

Pad Conditioners for FEOL Tungsten Plug and Metal Gate Applications. 3M TM Trizact TM. March 19, 2014

ALD of Copper and Copper Oxide Thin Films for Applications in Metallization Systems of ULSI Devices

Alternatives to Aluminium Metallization

Cu CMP: Macro-scale Manufacturing for Nano-scale Quality Requirements

Optimized CMP of ULK Dielectrics

CMP Process Development Techniques for New Materials. Robert L. Rhoades, Ph.D. ECS 213 th Meeting (Phoenix, AZ) May 19-21, 2008

IMPACT Seminar. Title: Past, present, and future of CMP Faculty: David Dornfeld Department: Mechanical Engineering University: Berkeley IMPACT

Overview of Dual Damascene Cu/Low-k Interconnect

Kinetic Characteristics of Different Materials used for Bolting Applications

Atomic Layer Deposition(ALD)

Notable Trends in CMP: Past, Present and Future

EE 330 Lecture 12. Devices in Semiconductor Processes

Passivation of Copper During Chemical Mechanical Planarization

Hybrid Clean Approach for Post-Copper CMP Defect Reduction

Development of Selective SiGe Etchants

Exam 1 Friday Sept 22

TSV Processing and Wafer Stacking. Kathy Cook and Maggie Zoberbier, 3D Business Development

BPS Surfactant-Formulated, Multifunction Dicing Solutions

Glycolic acid in hydrogen peroxide-based slurry for enhancing copper chemical mechanical polishing

Effect of impurity on Cu electromigration

Extending Etch and Deposition Capabilities for Implementation of 3D Packaging of MEMS in Volume Production

CMPUG June 5, Lily Yao, Bob Small,Ph.D, KZ Kadowaki, Srini Raghavan, University of Arizona

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Polishing of Bulk Micro-Machined Substrates by Fixed Abrasive Pads for Smoothing and Planarization of MEMS Structures

New Applications for CMP: Solving the Technical and Business Challenges. Robert L. Rhoades, Ph.D. NSTI Conference (Houston, TX) May 5, 2009

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Hardware and Process Solutions to Evolving CMP Needs. - or - CMP Challenges How Can We Polish THAT?

200mm Next Generation MEMS Technology update. Florent Ducrot

The Effect of Frictional and Adhesion Forces Attributed to Slurry Particles on the Surface Quality of Polished Copper

4th Annual SFR Workshop, Nov. 14, 2001

Fundamentals of Post-CMP Cleaning of Dielectric Surface Contaminated with Ceria (Nano-to-Micro) Particles

SKW Wafer Product List

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Method For Stripping Copper In Damascene Interconnects >>>CLICK HERE<<<

CMP challenges in sub-14nm FinFET and RMG technologies

CMP MARKETS & VALUE CHAIN PERSPECTIVES

Effect of Additives in Diluted HF Solutions on Removal of Metal Contaminants and Particles on Silicon Wafer

Advanced Metrology for Copper/Low-k Interconnects

Xilinx XC4036EX FPGA

Comparison of Missing Metal Defect Formation on He In-Situ and Furnace Annealed Electroplated

Process Improvement Projects May 2006 Dr. Lynn Fuller

Emerging Materials for Front End IC Process

Metallizing High Aspect Ratio TSVs For MEMS Challenges and Capabilities. Vincent Mevellec, PhD

PROCESS INTEGRATION ISSUES OF LOW-PERMITTIVITY DIELECTRICS WITH COPPER FOR HIGH-PERFORMANCE INTERCONNECTS

LITHOGRAPHY MATERIAL READINESS FOR HVM EUV TECHNOLOGY DANILO DE SIMONE

450mm Metrology and Inspection: The Current State and the Road Ahead. Rand Cottle (CNSE), Nithin Yathapu (GF), Katherine Sieg (Intel)

JULY Challenges in Cleaning Tungsten and Cobalt for Advanced Node Post CMP and Post Etch Residue Removal Applications

Balancing Technical and Business Challenges in CMP R&D. Robert L. Rhoades, Ph.D. CAMP Conference (Lake Placid, NY) August 10-12, 2009

Review of CMOS Processing Technology

(12) United States Patent (10) Patent No.: US 6,936,544 B2

Thanks, Bill. Good morning, everyone, and thanks for joining us.

Novel Slurry Injection System for Reduced Slurry Usage and Enhanced CMP Performance. Ara Philipossian [Araca Incorporated, Tucson AZ USA]

Environmental Degradation Fundamentals

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

An Alternative Approach to Filled -- Via Processing. Sandia National Laboratories PO Box 5800 Albuquerque, N.M , MS Key Collaborators:

Cost Effective 3D Glass Microfabrication for Advanced Packaging Applications

Regents of the University of California 1

Effect of Oxidizer on the Galvanic Behavior of Cu/Ta Coupling during Chemical Mechanical Polishing

Process Optimization in Post W CMP In-situ Cleaning. Hong Jin Kim, Si-Gyung Ahn, Liqiao Qin CMP, Advanced Module Engineering GLOBALFOUNDRIES, USA

Transcription:

Enabling Low Defectivity Solutions Through Co- Development of CMP Slurries and Cleaning Solutions for Cobalt Interconnect Applications Dnyanesh Tamboli 1, Tom Shi 1, Chris Li 2, Ming-Shih Tsai 2, Rung-Je Yang, Mark O Neill, Chris Han- Adebekun 1 and Shirley 2 Lin 1 8555 South River Parkway, Tempe, AZ 85284 USA 2 2F, No. 669 Sec. 4 Jhongsing Rd., Hsinchu County, 310661 Taiwan 1

Versum Materials pcmp Cleans Overview Track record Since 1998, we have been a HVM supplier of pcmp products to leading IDMs and Foundries in NA, EU and Asia Ashland Air Products (DA Nano) Versum Materials Differentiations Integrated Slurry and Clean Co-design and Co-optimization Only post-cmp Cleans supplier with combined CMP slurry and pcmp cleans product development in one location Depth of understanding of roles of surfactant, chelating agent, corrosion inhibitors and particle (removal / defect control) for pcmp Cleans Commercialized pcmp product applications BEOL and MOL Metals (Copper, Tungsten, Cobalt, Al HKMG) including barrier BKM for AMAT CMP tool (BEOL) FEOL / STI for logic devices VM confidential Materials, Internal use only 2

Outline Challenges in replacing copper with cobalt Overview of cobalt CMP and pcmp processes Cobalt pcmp cleaning: Corrosion and Defect control Simultaneous Optimization of Slurry and pcmp cleans to meet customer requirements 3

Interconnects at sub-10nm devices Challenges with copper at sub-10 nm technology nodes Increased copper resistivity as grain size reduces Less volume of copper available for electrical conduction as barrier and seed layers do not scale Advantages with cobalt Superior electro-migration resistance Lower overall resistance compared to copper in small structures resulting from o Reduced barrier layer requirements o Shorter mean free path of electrons Ability to electroplate with bottom-up fill Already integrated as barrier liner and cap layers in older technology nodes Copper, tungsten local interconnects Cobalt 4

Challenges with Cobalt Cobalt electrochemically very active material Thermodynamically cobalt forms stable aqueous species over a wide Eh-pH range Stable passivity regime extremely limited 5

Galvanic Corrosion E E corr, TiN E corr, Co E E corr, TiN E corr, Co DE DE DE I corr, Co I gal w/tin, Co I Co TiN TEOS In term of exposed area ratio, Co corrosion potential might be raised as high as TiN potential, so as to dramatically increase Co corrosion current. The Co galvanic corrosion can be reduce by reducing galvanic potential difference (DE DE ) or Co surface passivated by suitable passivation method I corr, Co I gal w/tin, Co I gal w/tin, Co I Accelerating Factor AF= I gal w/ TiN, Co /I corr, Co

Corrosion Minimization Strategies ph Corrosion Inhibitors Cobalt oxidation control Optimization of corrosion inhibitors and ph to reduce corrosion current density and increase the open circuit potentials 7

Typical Cobalt CMP Process Pre Bulk Co Trench Ti /TiN Pst Bulk Pst Barrier Bulk Cobalt Polish Barrier/Buff Post-CMP Clean 8

Bulk Cobalt CMP Challenges Integration scheme requires new slurries for bulk cobalt polish step Challenges in Co CMP include Corrosion Defectivity Roughness Dishing Selectivity Co RRs on different types of Co films Liner Barrier Cobalt Inter- Connect (PVD) Dielectric 9

Barrier Polish Challenges Complex integration schemes New materials being introduced to serve various functions including polish-stop, liner, hard-mask Stringent targets for material loss Reduced down-force requirements Galvanic corrosion between various new materials Surface roughness Residue defects 10

Post-CMP Challenges Cobalt corrosion protection Prevent copper line loss Galvanic corrosion with barrier/liners Provide stable surface after the cleaning process Very low organic and slurry residue defects 11

Cobalt Corrosion Protection in the Cleaning Chemistry Temperature Room Temperature 1.04 40 0 C 2.99 Static Etch Rate (Ȧ/min) Wafers pre-treated with 0.1 wt% citric acid for 1 minute prior to etch rate measurements Etch rates very low even at higher temperatures, indicating slow kinetics of cobalt corrosion 12

Effect of Native Oxides on cobalt etching Post-Polish cobalt surface would likely have an oxide layer on the surface In the absence of pre-treatment to remove native oxide layers, etch rates are even lower due to protection by native oxides 13

Electrochemical Polarization Cobalt shows slower kinetics of corrosion even compared more noble copper surface 14

Effect of Cleaning Chemistry Immersion at room temperature on Cobalt surface roughness PRE 5 MIN 15 MIN Immersion Time R q (Angstroms) Pre 13.5 5 minute 11.5 15 minute 16 15

Effect of Immersion on Cobalt Surface Immersion in cleaning chemistry leads to lowering of contact angle due to removal of adventitious contamination from film surface by the cleaning surface Stability of cobalt surface in the post-cmp cleaning solution is evident from virtually no changes in the contact angle of the surface with long immersion times 16

XPS Analysis: Oxygen Spectra As Polished (Spin-Rinse Dry) Polished + Post-CMP Clean As polished Polished + Post-CMP Clean Relative ratio of oxygen in oxides to hydroxides 0.59 0.8 Cleaned wafers shows higher fraction of cobalt hydroxide 17

XPS Analysis on Cobalt Surfaces Data Pending CoO Co 3 O 4 As Polished (Spin-Rinse Dry) As polished Polished + Post-CMP Clean Relative ratio of cobalt in Co3O4 vs CoO 0.06 0.07 Polished + Post-CMP Clean Small fraction of CoO is converted into Co 3 O 4 18

Surface Oxide Speciation in Cobalt CMP Slurry pcmp pcmp cleans operate at higher ph regime where there is more stability for cobalt oxides Passive oxides can offer cobalt protection even in the absence of film forming agents 19

Post-Polish Reduction of Corrosion by Barrier Slurries (Galvanic currents measured in DIW) Passivating layer formed on the cobalt slurry with barrier slurry treatment reduces the corrosion currents and galvanic corrosion with titanium nitride Pre-treatment Ecorr (mv) Icorr (na) TiN-Co Potential difference 1 Co Citric Acid -268 275 270 2 Co Barrier Slurry -75 45 96 3 TiN Citric Acid 2 39 n/a 4 TiN Barrier Slurry 21 42 n/a 20

Factors contributing to superior cleaning Very low surface tension and contact angle enable excellent cleaning ability even as the chemistry is getting diluted on the tool 21

Simultaneous Optimization of Slurry and Cleaning Chemistries Slurry Performance Objectives Increased removal rates of oxide films Reduce removal rates of cobalt and increase corrosion protection Maintain the defects as baseline Slurry removal rate objectives achieved through High abrasive loading Higher corrosion inhibitor concentrations However factors that lead to improved CMP performance also lead to higher defects Simultaneous optimization of cleaning chemistry enable reduction of defects to baseline level 22

Defect Reduction through cleaning chemistry optimization Defectivity with baseline slurry is less sensitive to additive concentrations due to low reduced levels By tailoring the component concentrations, defectivity with the optimized slurry can be brought to baseline levels 23

Defect levels Co-development of CMP and pcmp Non-VM POR Improve Corrosion CMP Slurry VM CMP Slurry Other supplier CMP Clean VM CMP Clean Other supplier Improve Defects VM POR CMP Slurry VM CMP Clean VM Customer Target Co and W corrosion levels