Atomic Layer Deposition(ALD)

Similar documents
Czochralski Crystal Growth

ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

MEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts

Chemical Vapor Deposition

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Manufacturing Technologies for MEMS and SMART SENSORS

Chapter 3 Silicon Device Fabrication Technology

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Lect. 2: Basics of Si Technology

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

L5: Micromachining processes 1/7 01/22/02

Lecture 5: Micromachining

IC/MEMS Fabrication - Outline. Fabrication

Today s Class. Materials for MEMS

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Semiconductor Manufacturing Process 10/11/2005

Micromachining AMT 2505

Review of CMOS Processing Technology

INF5490 RF MEMS. LN02: MEMS Fabrication. Spring 2012, Oddvar Søråsen Department of Informatics, UoO

EE 143 CMOS Process Flow

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Chapter 2 OVERVIEW OF MEMS

Make sure the exam paper has 9 pages total (including cover page)

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Isolation of elements

Overview. Silicon Microfabrication Part 2. Introduction to BioMEMS & Medical Microdevices

Silicon Microfabrication Part 2

Surface micromachining and Process flow part 1

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Mostafa Soliman, Ph.D. May 5 th 2014

INTEGRATED-CIRCUIT TECHNOLOGY

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 5: Fabrication processes

The Physical Structure (NMOS)

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

MICROCHIP MANUFACTURING by S. Wolf

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Fabrication Technology, Part II

3D technologies for integration of MEMS

EECS130 Integrated Circuit Devices

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński

EE C245 ME C218 Introduction to MEMS Design Fall 2010

Midterm evaluations. Nov. 9, J/3.155J 1

Lecture #18 Fabrication OUTLINE

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

The Berkeley Marvell NanoLab

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

5.8 Diaphragm Uniaxial Optical Accelerometer

Process Flow in Cross Sections

VLSI Technology. By: Ajay Kumar Gautam

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

Chapter 3 CMOS processing technology

Fabrication Technology, Part I

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Tapered Walls Via Holes Manufactured Using DRIE Variable Isotropy Process

An optimization study on the anisotropic TMAH wet etching of silicon (100)

EE 330 Lecture 12. Devices in Semiconductor Processes

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Nanoelectronics Fabrication Facility

Semiconductor Technology

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Wafer (1A) Young Won Lim 4/30/13

Activities in Plasma Process Technology at SENTECH Instruments GmbH, Berlin. Dr. Frank Schmidt

Lecture 22: Integrated circuit fabrication

Examples of dry etching and plasma deposition at Glasgow University

Doping and Oxidation

Semiconductor device fabrication

EE 330 Lecture 9. IC Fabrication Technology Part 2

Solid State Sensors. Microfabrication 8/22/08 and 8/25/08

ECE321 Electronics I

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

1.1 Background Cu Dual Damascene Process and Cu-CMP

Overview of Dual Damascene Cu/Low-k Interconnect

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

Semiconductor Technology

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

A High Speed Surface Illuminated Si Photodiode. Using Microstructured Holes for Absorption. Enhancements at nm wavelength

Mikrosensorer. Microfabrication 1

Copper Interconnect Technology

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

Lecture 10. Metallization / Back-end technology (BEOL)

Metallizing High Aspect Ratio TSVs For MEMS Challenges and Capabilities. Vincent Mevellec, PhD

IC Fabrication Technology Part III Devices in Semiconductor Processes

ENG/PHYS3320 Microsystems Technology Chapter 2 Fabrication of Microsystems

Complementary Metal Oxide Semiconductor (CMOS)

Interconnects OUTLINE

EE CMOS TECHNOLOGY- Chapter 2 in the Text

3. Overview of Microfabrication Techniques

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

1 MARCH 2017 FILM DEPOSITION NANOTECHNOLOGY

Transcription:

Atomic Layer Deposition(ALD) AlO x for diffusion barriers OLED displays http://en.wikipedia.org/wiki/atomic_layer_deposition#/media/file:ald_schematics.jpg

Lam s market-leading ALTUS systems combine CVD and ALD technologies to deposit the highly conformal films needed for advanced tungsten metallization applications. Nucleation layer formed using Lam s Pulsed Nucleation Layer (PNL) ALD process and in-situ bulk CVD fill. http://www.lamresearch.com/products/deposition-products

Electrochemical Deposition (ECD) Copper Cu A seed layer is deposited by CVD or PVD The wafer is immersed in a liquid electrolyte at room temperature.

Copper wiring http://www.tf.uni-kiel.de/matwis/amat/def_en/articles/damascene_and_si/damascene_process_si.html

http://www.kinetics.net/index.php/products/electro-chemical-deposition-ecd-products.html

http://www.lamresearch.com/products/deposition-products

Lithographie, Galvanoformung, Abformung (LIGA) Fransila

Lithographie, Galvanoformung, Abformung (LIGA) http://timetapestry.blogspot.co.at/2012_12_01_archive.html

Etching Wet chemical etching Ion milling Reactive ion etching Chemical-Mechanical Polishing

Wet etching Etchant Etch stop (DI water) etching rate, anisotropy, selectivity

Wet Etching Spray etching Fransila http://www.slideshare.net/gkdelhi8/slide-25-36278815

http://www.cleanroom.byu.edu/wet_etch.phtml Etch rate depends on deposited m

Acid safety Read the MSDS Know which precautions to take Dispose of acids properly http://www.cleanroom.byu.edu/acid_safety.phtml

Solvent safety http://www.cleanroom.byu.edu/solvent_safety.phtml

Isotropic and anisotropic etching Isotropic Anisotropic http://mmadou.eng.uci.edu/book/q_chap4.htm

KOH etching of silicon W Self limiting depth: d = W 2 KOH etches Si {110} > {100} > {111}, producing a characteristic anisotropic V-etch, with sidewalls that form a 54.7 angle with the surface (35.3 from the normal). http://www.ece.uncc.edu/research/clean_room/fabprocesses/koh-etchinganddecon.pdf

Etching through a wafer can take hours https://cmi.epfl.ch/etch/pladekoh.php

KOH etching of silicon The <111> planes are etched 200 times slower than <100> planes. https://cmi.epfl.ch/etch/pladekoh.php

Other anisotropic etchants for silicon EDP (an aqueous solution of ethylene diamine and pyrocatechol), displays a <100>/<111> selectivity of 17X, does not etch silicon dioxide as KOH does, and also displays high selectivity between lightly doped and heavily boron-doped (ptype) silicon. Tetramethylammonium hydroxide (TMAH) presents a safer alternative than EDP, with a 37X selectivity between {100} and {111} planes in silicon. http://en.wikipedia.org/wiki/etching_%28microfabrication%29

HF etching of SiO 2 SiO 2 + 6 HF = 2H + SiF 6 2- + 2H 2 O Stops at the silicon surface and leaves the surface hydrogen passivated. HF is dangerous and you require special training before using it. Larger labs have a dedicated HF station. HF reacts with glass, concrete, metals, water, oxidizers, reducers, alkalis, combustibles, organics and ceramics. It must be kept in special polyethylene or fluorocarbon plastic containers and special tools are used.

Etch-stop techniques p+ etch stop silicon highly doped (>10 19 cm -3 ) with boron etches very slowly Etch stop with buried masking layers implant O, N, or C to make SiO 2, SiC, or SiN x Electrochemically controlled pn etch stop The voltage drops across the reverse biased junction until the n region is exposed and then the potential at the surface oxidizes the silicon http://memslibrary.com/guest-articles/47-silicon-etching/4-etch-stop-techniques-for-etching-of-silicon-in-alkaline-solutions.html

Plasma etching Plasma The plasma activates the etching gas which reacts at the surface to form a gaseous product. (In PECVD a solid product is formed.)

http://en.wikipedia.org/wiki/etching_%28microfabrication%29

Plasma etching The same equipment can be used for plasma etching plasma cleaning surface modification Leaves less residue than wet etching. The products are volatile.

Ion Milling Ions (typically Ar) are accelerated at the substrate. No chemical reaction Selectivity ~ 1:1 High vacuum Will etch anything http://hitachi-hta.com/products/electron-ion-and-probe-microscopy/ion-beam-milling/im4000-ion-milling-system

Reactive Ion Etching (RIE) Combines physical ion milling with chemical etching. Is faster and more selective than ion milling. http://en.wikipedia.org/wiki/reactive-ion_etching

Isotropic and Anisotropic Plasma Etching Fransila You can use plasma etching to etch isotropically and anistotropically.

Isotropic and Anisotropic Plasma Etching Channels used for microneedles. Fransila

Microbolometer Fransila

Bosch process Repeat 2 processes over and over 1. Etch Si with SF 6 (nearly isotropic) 2. Deposit passivation layer C 4 F 8 Directional etching at the bottom breaks through the passivation layer. Short cycles: smooth walls Long cycles: fast etching http://en.wikipedia.org/wiki/deep_reactive-ion_etching

http://javier.esilicon.com/2011/01/30/thru-silicon-vias-current-state-of-the-technology/ Through-Silicon Via (TSV) A vertical electrical connection (via) passing completely through a silicon wafer. Used in 3D integration.

Chemical Mechanical Polishing (CMP)

Woodpile photonic crystal http://www.sandia.gov/media/photonic.htm

Damascene process Inlaying of one metal in another http://en.wikipedia.org/wiki/damascening#/media/file:damascening.jpg

http://www.tomshardware.com/reviews/intel-14nm-broadwell-y-core-m,3904.html

Cleaning Wafer cleaning is a critical function that must be repeated many times during semiconductor manufacturing. Villach/Austria is the global centre for the development and production of all single-wafer spin technology products for back- and front- end-of-line (BEOL/FEOL) cleaning, etching and stripping applications.