Flexible Carrier Enables Automated Test-in-Tray. Dr. Tom Di Stefano Centipede Systems

Similar documents
Nanium Overview. Company Presentation

Asia/Pacific Semiconductor Packaging and Assembly Facilities, 2002 (Executive Summary) Executive Summary

Test Flow for Advanced Packages (2.5D/SLIM/3D)

Challenges of Fan-Out WLP and Solution Alternatives John Almiranez

Wafer Level Molded DDFN Package Project Duane Wilcoxen

Development and Characterization of 300mm Large Panel ewlb (embedded Wafer Level BGA)

Bridging Supply Chain Gap for Exempt High-Reliability OEM s

Chips Face-up Panelization Approach For Fan-out Packaging

Cost effective 300mm Large Scale ewlb (embedded Wafer Level BGA) Technology

Our customers' product lifecycle & Amkor Test Services Development Introduction Growth Maturity Decline

Novel Materials and Activities for Next Generation Package. Hitachi Chemical., Co.Ltd. Packaging Solution Center Hiroaki Miyajima

Silicon Wafer Processing PAKAGING AND TEST

3D-WLCSP Package Technology: Processing and Reliability Characterization

Recent Advances in Die Attach Film

TechARENA Packaging Exhibitor Session OCT/08, 2014 New WLP-Technology-Fusion Concept Steffen Kröhnert, Director of Technology, NANIUM S.A. V1.

Semiconductor Packaging and Assembly 2002 Review and Outlook

Material based challenge and study of 2.1, 2.5 and 3D integration

ARCHIVE Test Flow and Handling of WLCSP Devices Have Significant Impact on Cost Bob Jemison RJI Technical Sales

IMPLEMENTATION OF A FULLY MOLDED FAN-OUT PACKAGING TECHNOLOGY

Credit Suisse Technology Conference

3D Package Technologies Review with Gap Analysis for Mobile Application Requirements. Apr 22, 2014 STATS ChipPAC Japan

The Development of a Novel Stacked Package: Package in Package

A Flexible Vertical MEMs Probe Card Technology for Pre-Bump and ewlp Applications

Close supply chain collaboration enables easy implementation of chip embedded power SiP

CGA TRENDS AND CAPABILITIES

Worldwide IC Package Forecast (Executive Summary) Executive Summary

Wafer probe challenges for the automotive market Luc Van Cauwenberghe

Die Attach Materials. Die Attach G, TECH. 2U. TECHNICAL R&D DIV.

Fraunhofer IZM. All Silicon System Integration Dresden Scope. M. Juergen Wolf

3D & 2½D Test Challenges Getting to Known Good Die & Known Good Stack

Sherlock 4.0 and Printed Circuit Boards

Henkel Enabling Materials for Semiconductor and Sensor Assembly. TechLOUNGE, 14 November 2017

Semiconductor IC Packaging Technology Challenges: The Next Five Years

Wire-Bond CABGA A New Near Die Size Packaging Innovation Yeonho Choi February 1, 2017

Simulation of Embedded Components in PCB Environment and Verification of Board Reliability

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

ELEC 6740 Electronics Manufacturing Chapter 5: Surface Mount Design Considerations

SiTime University Turbo Webinar Series

AN ANALYSIS OF KEY COST AND YIELD DRIVERS FOR FAN-OUT WAFER LEVEL PACKAGING

Hot Chips: Stacking Tutorial

Modeling Printed Circuit Boards with Sherlock 3.2

5. Packaging Technologies Trends

CSP Die Shrink Solution for Memory Devices

Lehman Brothers Global Technology Conference. December 2007

Click to edit Master title style

ELECTROGLAS, INC. PAGE 1 ELECTROGLAS, INC. BACKGROUNDER COMPANY

S/C Packaging Assembly Challenges Using Organic Substrate Technology

FOR OFFICIAL USE ONLY

3D-IC Integration using D2C or D2W Alignment Schemes together with Local Oxide Reduction

SEMI 5175 NEW STANDARD: GUIDE FOR MULTI-WAFER TRANSPORT AND STORAGE CONTAINERS FOR

AN Handling and processing of sawn wafers on UV dicing tape. Document information. Sawn wafers, UV dicing tape, handling and processing

Silicon Interposers with Integrated Passive Devices: Ultra-Miniaturized Solution using 2.5D Packaging Platform

Narrowing the Gap between Packaging and System

Reliability of Lead-Free Solder Connections for Area-Array Packages

EMS Electronic Manufacturing Services Excellence in quality and reliability.

Assembly Reliability of TSOP/DFN PoP Stack Package

NSOP REDUCTION FOR QFN RFIC PACKAGES

Electrical and Fluidic Microbumps and Interconnects for 3D-IC and Silicon Interposer

Alternatives to Vertical Probing

OUR SPECIALTY OUR SCOPE. We specialize in the design and manufacture of thick-film hybrid microcircuits and custom packagings.

ECE414/514 Electronics Packaging Spring 2012 Lecture 2. Lecture Objectives

Escape prevention. & RMA management. Dan Glotter CEO & Founder OptimalTest

CX Thin Fil s. Resistors Attenuators Thin-Film Products Thin-Film Services. ISO 9001:2008 RoHS/REACH Compliant ITAR Compliant

Green IC packaging: A threath to electronics reliability

Alternative Approaches to 3-Dimensional Packaging and Interconnection

Index. ASM Semiconductor Equipment Products. Materials Handling. Materials. Handling. Materials. Handling. Materials Handling

Cost Analysis of Flip Chip Assembly Processes: Mass Reflow with Capillary Underfill and Thermocompression Bonding with Nonconductive Paste

Chip Packaging for Wearables Choosing the Lowest Cost Package

Challenges and Solutions for Cost Effective Next Generation Advanced Packaging. H.P. Wirtz, Ph.D. MiNaPAD Conference, Grenoble April 2012

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

Graser User Conference Only

"ewlb Technology: Advanced Semiconductor Packaging Solutions"

Henkel Adhesive Solutions for SiP Packaging. October 17-19, 2018 Shanghai, China

Quality Starts With Me

Thin Wafers Bonding & Processing

This procedure shall apply to all microcircuit elements and semiconductors as follows:

Cu Pillar Interconnect and Chip-Package-Interaction (CPI) for Advanced Cu Low K chip

(12) United States Patent (10) Patent No.: US 6,593,662 B1

Design and Assembly Process Implementation of 3D Components

Increasing challenges for size and cost reduction,

System in Package: Identified Technology Needs from the 2004 inemi Roadmap

March 15-18, 2015 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 2

Flip Chip Bump Electromigration Reliability: A comparison of Cu Pillar, High Pb, SnAg, and SnPb Bump Structures

SLIM TM, High Density Wafer Level Fan-out Package Development with Submicron RDL

Oerlikon Components Enabling Information Technology

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Rapid Cleaning Using Novel Processes With Coa7ngs

KGC SCIENTIFIC Making of a Chip

When can we turn out the lights at Probe?

Enabling Solid State Lighting through Advancements in MOCVD Technology

Chapter 4 Fabrication Process of Silicon Carrier and. Gold-Gold Thermocompression Bonding

Innovative Substrate Technologies in the Era of IoTs

CHAPTER 11 DIE AND WAFER SHIPMENTS. Introduction. Product Carrier Guide for Die and Wafers. Carrier Designs for Singulated Die.

Xcerra Analyst Day Presentation October 7, 2014

NSOP Reduction for QFN RFIC Packages

Conductive Paste-Based Interconnection Technology for High Performance Probe Card

NEW STANDARD: MECHANICAL INTERFACE SPECIFICATION FOR 450 MM LOAD PORT FOR TAPE FRAME CASSETTES IN BACKEND PROCESS

Nondestructive Internal Inspection. The World s Leading Acoustic Micro Imaging Lab

Modelling Embedded Die Systems

Transcription:

Flexible Carrier Enables Automated Test-in-Tray Dr. Tom Di Stefano Centipede Systems

Running in Parallel TnT is limited only by Test Electronics Parallel test at fixed DUT positions Parallel to 256+ DUTS Fast TnT Index Times FlexFrame Carrier allows index time < 500 ms Index time includes environmental chamber, thermal

Test in Tray (TNT) Standard Formats Minimum Custom Fixturing Fully Automatic Handling Parts Stay in Tray Throughout All Device Types (WLP to MEMS)

Strip Test (ca. 1996) High Productivity but Limited: Entangles Packaging & Test Processes Dimensional Stability Limits Array Size Handling is Complex/Expensive Applicable only to Parts Fabricated in Strip

TnT FlexFrame Tray Highest Productivity Automation of all Test Operations CTE Matched To Contactor Simple (Inexpensive) Handling Applicable from WLP to MEMS

FlexFrame Tray (Retracted) * PATENTS APPLIED FOR

FlexFrame Tray (Extended) * PATENTS APPLIED FOR

Eliminate Dead Soldiers in Testing Test-in in-tray Test only good die Standardized handling Test and Burn-in on the same tray Cost!

Full Wafer Burn-in?? Technical Obstacles: 20,000-50,000 contacts From 25C to 150C Alumina Silicon Moves ~ 100 µm Cost: Must cost << $50,000 Equivalent to burn-in sockets & boards.

TnT Provides Dimensional Integrity Device Position is Set CTE Matched to Socket DUTs On Standard Centers Accurate to +/- 5 µm m for FlexFrame Carrier

TnT Processes Automatic Handling Throughout the Back End Automated Burn-in, TDBI, Intelligent Stress Test, Run-in, Stress Test at Temperature Laser Trim Performance Test and Speed Binning Marking Post Test Processing Pack & Ship Potential for Lights Out Manufacturing

Centipede TnT Transporter* Fast Index Time (500ms) Daisy Chain Capability *PATENTS IN PROCESS

Open TnT Architecture Tray Contactors Contech Solutions RTI, Inc. Automation SM Associates Martek Automation This is Only the Beginning

FlexFrame Standards (one of 4+ candidates) Tray Insert DUT Arrangements 45, 50, 55 mm (x4) 18 mm (x36) 9x18mm (x72) 9 mm (x144) FlexFrame

TnT Contactors (example layouts) 20x60mm segment (x12 replaceable segments) 60x60mm segment (x4 replaceable segments)

Contech Solutions TnT Contactor

Centipede Contactor Independent Pressure Ports Full x32 Tray Contactor

TnT Device Types FlexFrame Trays: BGA to 60mm x 60mm CSP, QFN, QFP, TSOP, MEMS FlexFrame Carriers (May 2010): WLP TSV Flip-chip Stacked dice

FlexFrame Trays Adaptable to all processes to 240 C (for high temp material trays) reuseable serialized (need standards!) Custom CTE Systems 17 ppm/ C 10 ppm/ C low CTE Centipede Offers Broad Availability

Traditional Back End - Many different fixtures and standards - Ad Hoc agglomeration of handling protocols Wafer Probe Wafer Dice Die Bond Cure Wire Bond Encap Ball Attach Clean Pre- Test Load Burnin Unload Handler Final Test Mark Tape

Integrated Back End WLP or TSV Wafer Probe Wafer Dice Run-in (TDBI) Final Test Mark Tape Lights Out Automation = FOUP Transport + TNT Transport

A Bit of Blue Sky WLP Wafer Dice Intelligent Test During Burn-in (TDBI) Mark Ship

Centipede Role Provide Enabling Elements FlexFrames and FlexFrame Carriers Transporters Facilitate Growth of the Infrastructure Contactors Trays Automation Data Handling Standards!

TnT Potential TnT will revolutionize semiconductor test! Or??? Intelligent Manufacturing Standardized Automated Transport Forward and Backward Data Traceability Simplified, Standardized Fixtures Full Parallel Test