Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Similar documents
Section 4: Thermal Oxidation. Jaeger Chapter 3

ELEC 7364 Lecture Notes Summer Si Oxidation. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA

CHAPTER 4: Oxidation. Chapter 4 1. Oxidation of silicon is an important process in VLSI. The typical roles of SiO 2 are:

EE THERMAL OXIDATION - Chapter 6. Basic Concepts

MICROCHIP MANUFACTURING by S. Wolf

THERMAL OXIDATION - Chapter 6 Basic Concepts

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

Silicon Oxides: SiO 2

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

MOSFET. n+ poly Si. p- substrate

ME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB

Kinetics of Silicon Oxidation in a Rapid Thermal Processor

HOMEWORK 4 and 5. March 15, Homework is due on Monday March 30, 2009 in Class. Answer the following questions from the Course Textbook:

Doping and Oxidation

Chapter 5 Thermal Processes

Why silicon? Silicon oxide

Oxide Growth. 1. Introduction

Czochralski Crystal Growth

More on oxidation. Oxidation systems Measuring oxide thickness Substrate orientation Thin oxides Oxide quality Si/SiO2 interface Hafnium oxide

Chapter 2 Crystal Growth and Wafer Preparation

Changing the Dopant Concentration. Diffusion Doping Ion Implantation

Lecture 4. Oxidation (applies to Si and SiC only) Reading: Chapter 4

Instructor: Dr. M. Razaghi. Silicon Oxidation

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #9

Semiconductor Technology

EECS130 Integrated Circuit Devices

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

NON-PLANAR SILICON OXIDATION: AN EXTENSION OF THE DEAL-GROVE MODEL BRIAN D. LEMME. B.S., University of Nebraska-Lincoln, 2000 A REPORT

Chapter 5. UEEP2613 Microelectronic Fabrication. Diffusion

Thermal Oxidation and Growth of Insulators (Chapter 3 - Jaeger 3) Key advantage of Si: Oxidation of Si into SiO 2 (glass) Major factor in making

Silicon VLSI Technology. Fundamentals, Practice and Modeling

Isolation Technology. Dr. Lynn Fuller

PY2N20 Material Properties and Phase Diagrams

Fabrication Technology, Part I

EE CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

ECSE-6300 IC Fabrication Laboratory Lecture 2 Thermal Oxidation. Introduction: Oxide

Problem 1 Lab Questions ( 20 points total)

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Process Flow in Cross Sections

COMPUCOM INSTITUTE OF TECHNOLOGY & MANAGEMENT, JAIPUR (DEPARTMENT OF ELECTRONICS & COMMUNICATION) Notes IC TECHNOLOGY. (Subject Code: 7EC4)

CRYSTAL GROWTH, WAFER FABRICATION AND BASIC PROPERTIES OF Si WAFERS- Chapter 3. Crystal Structure z a

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

Processing of Semiconducting Materials Prof. Pallab Banerjee Department of Material Science Indian Institute of Technology, Kharagpur

High Temperature Oxygen Out-Diffusion from the Interfacial SiOx Bond Layer in Direct Silicon Bonded (DSB) Substrates

Chapter 3 Silicon Device Fabrication Technology

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

Oxidation SMT Yau - 1

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Chapter 5: Atom and Ion Movements in Materials

Physics and Material Science of Semiconductor Nanostructures

CHAPTER 8: Diffusion. Chapter 8

Chemical Vapor Deposition

University of Texas Arlington Department of Electrical Engineering. Nanotechnology Microelectromechanical Systems Ph.D. Diagnostic Examination

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

VLSI Technology Dr. Nandita Dasgupta Department of Electrical Engineering Indian Institute of Technology, Madras

Fabrication Technology

EE143 Microfabrication Technology Fall 2009 Homework #2 - Answers

Nucleation and growth of nanostructures and films. Seongshik (Sean) Oh

Lecture 22: Integrated circuit fabrication

Chapter 3 CMOS processing technology

This Appendix discusses the main IC fabrication processes.

Silicon Manufacturing

4. Thermal Oxidation. a) Equipment Atmospheric Furnace

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

Chemical Vapour Deposition: CVD Reference: Jaeger Chapter 6 & Ruska: Chapter 8 CVD - Chemical Vapour Deposition React chemicals to create a thin film

Diffusion phenomenon

EE 330 Lecture 9. IC Fabrication Technology Part 2

Chapter 7 Polysilicon and Dielectric Film Deposition

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

EE 143 CMOS Process Flow

Diffusion in Solids. Why is it an important part of processing? How can the rate of diffusion be predicted for some simple cases?

EE 434 Lecture 9. IC Fabrication Technology

Characterization of Nanoscale Electrolytes for Solid Oxide Fuel Cell Membranes

EFFECT OF CRYSTALORIENTATIONIN OXIDATION PROCESS OF VLSI FABRICATION

EE 330 Lecture 12. Devices in Semiconductor Processes

Silicon Wafers: Basic unit Silicon Wafers Basic processing unit 100, 150, 200, 300, 450 mm disk, mm thick Current industrial standard 300 mm

Solar Energy Research Institute of Singapore (SERIS), National University of Singapore (NUS), Singapore

Why SiO 2? The extraordinary properties of SiO 2 are the basis of the success of MOS-technology

Oxidation induced precipitation in Al implanted epitaxial silicon

1. Introduction. What is implantation? Advantages

Cleanroom, Wafer Clean and Gettering

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Contents. Abbreviations and Symbols... 1 Introduction... 1

Graduate Student Presentations

Lecture 2 Silicon Properties and Growth

Imperfections: Good or Bad? Structural imperfections (defects) Compositional imperfections (impurities)

Chapter 2 Manufacturing Process

Chapter 5: Diffusion. Introduction

3.155J / 6.152J Micro/Nano Processing Technology TAKE-HOME QUIZ FALL TERM 2005

Silicon Wafer Processing PAKAGING AND TEST

PDS Products PRODUCT DATA SHEET. BN-975 Wafers. Low Defect Boron Diffusion Systems. Features/Benefits BORON NITRIDE

Imperfections, Defects and Diffusion

Transcription:

Section 4: Thermal Oxidation Jaeger Chapter 3

Properties of O Thermal O is amorphous. Weight Density =.0 gm/cm 3 Molecular Density =.3E molecules/cm 3 O Crystalline O [Quartz] =.65 gm/cm 3 <> (1) Excellent Electrical Insulator Resistivity > 1E0 ohm-cm Energy Gap ~ 9 ev () High Breakdown Electric Field > 10MV/cm (3) Stable and Reproducible /O Interface

Properties of O (cont d) (4) Conformal oxide growth on exposed surface O Thermal Oxidation (5) O is a good diffusion mask for common dopants D D sio << si e.g. B, P, As, Sb. O *exceptions are Ga (a p-type dopant) and some metals, e.g. Cu, Au

Properties of O (cont d) (6) Very good etching selectivity between and O. O HF dip

Thermal Oxidation of licon Dry Oxidation S i + O S O i Wet Oxidation S i + H O S O i + H Growth Occurs 54% above and 46% below original surface as silicon is consumed

Thermal Oxidation Equipment Horizontal Furnace Vertical Furnace

Kinetics of O growth Oxidant Flow (O or H O) Gas Diffusion Solid-state Diffusion O Formation Gas Flow Stagnant Layer O -Substrate

licon consumption during oxidation 1μm O.17 μm 1μm oxidized.17 μm O X si = X ox N N ox si molecular density of O atomic density of.3 10 5 10 molecules / cm atoms / cm 3 = X ox = 0. 46 X 3 ox

C G The Deal-Grove Model of Oxidation stagnant layer C s O Note C s s C o o C o Ci X 0x F 1 F F 3 gas transport flux diffusion flux through O reaction flux at interface F: oxygen flux the number of oxygen molecules that crosses a plane of a certain area in a certain time

The Deal-Grove Model of Oxidation (cont d) C G stagnant layer C s O Note C s s C o o C o Ci X 0x F 1 F F 3 ( ) F1 = h C C F F 3 C = D x G G S Co C D Xox = k s C i Mass transfer coefficient [cm/sec]. i Fick s Law of Solid-state Diffusion Diffusivity [cm /sec] Oxidation reaction rate constant

Diffusivity: the diffusion coefficient D E = exp A DO kt E A = activation energy k = Boltzmann's constant T = absolute temperature = 1.38 x10-3 J/K

The Deal-Grove Model of Oxidation (cont d) C G stagnant layer C s O Note C s s C o o C o Ci X 0x F 1 F F 3 C S and C o are related by Henry s Law C G is a controlled process variable (proportional to the input oxidant gas pressure) Only Co and Ci are the unknown variables which can be solved from the steady-state condition: F1 = F =F3 ( equations)

The Deal-Grove Model of Oxidation (cont d) C G stagnant layer C s O Note C s s C o o C o Ci X 0x F 1 F F 3 C = H o P s Henry s Law Henry s constant = C H s = ( kt ) C o HkT partial pressure of oxidant at surface [in gaseous form]. C s from ideal gas law PV= NkT

The Deal-Grove Model of Oxidation (cont d) We have: Co C F D Xox At equilibrium: F 1 =F =F 3 Solving, we get: i F 3 = k s C i F h = h C C G 1 ( A o ) C i CA = k kx 1+ + h D s s ox C k = + s X Ci D o 1 ox F ( = F = F = F ) 1 Where h=h g /HkT 3 = k s C i = k 1+ s h k C s A k X + s D ox

The Deal-Grove Model of Oxidation (cont d) We can convert flux into growth thickness from: F N 1 = dx dt ox ΔX ox Oxidant molecules/unit volume required to form a unit volume of O. O F

The Deal-Grove Model of Oxidation (cont d) Initial Condition: At t = 0, X ox = X i O Solution A B 1 D( k X DC N 1 ox s A + AX = B( t + 1 h g ) ox τ = +τ Note: h g >>k s for typical oxidation condition X ) i + O AX B i x ox

Dry / Wet Oxidation Note : dry and wet oxidation have different N1 factors N 1 N 1 3 = 3. 10 / cm for O as oxidant + O O 3 = 46. 10 / cm for H O as oxidant + H O O + H

X ox Summary: Deal-Grove Model t dx dt X ox X ox = t ox + AX dx dt ox B A + X 0 x = + A ox B ( t dx dt ox + τ ) = B Oxide Growth Rate slows down with increase of oxide thickness t

Solution: Oxide Thickness Regimes X ox A t + τ = 1+ 1 A 4B (Case 1) Large t [ large X ox ] X ox Bt (Case ) Small t [ Small X ox ] X ox B A t

Thermal Oxidation on <100> licon

Thermal Oxidation on <111> licon

Thermal Oxidation Example A <100> silicon wafer has a 000-Å oxide on its surface (a) How long did it take to grow this oxide at 1100 o C in dry oxygen? (b)the wafer is put back in the furnace in wet oxygen at 1000 o C. How long will it take to grow an additional 3000 Åof oxide?

Thermal Oxidation Example Graphical Solution (a) According to Fig. 3.6, it would take.8 hr to grow 0. μm oxide in dry oxygen at 1100 o C.

Thermal Oxidation Example Graphical Solution (b) The total oxide thickness at the end of the oxidation would be 0.5 μm which would require 1.5 hr to grow if there was no oxide on the surface to begin with. However, the wafer thinks it has already been in the furnace 0.4 hr. Thus the additional time needed to grow the 0.3 μm oxide is 1.5-0.4 = 1.1 hr.

Thermal Oxidation Example Mathematical Solution (a) From Table 3.1, B = 7.7x10 t ( 0.05μm) ( 0.μm) = μm 0.036 hr 1.3 μm exp kt hr μm For T = 173 K, B = 0.036 hr τ = μm 0.036 hr 0.05μm + μm 0.169 hr 0.μm + μm 0.169 hr B A and B A = 0.174 hr = 3.71x10 μm = 0.169 hr 0.174hr =.70 hr 6.00 μm exp kt hr X i = 5nm

Thermal Oxidation Example Mathematical Solution (b) From Table 3.1, B = 3.86x10 t ( 0.μm) ( 0.5μm) = μm 0.314 hr 0.78 μm exp kt hr μm For T = 173 K, B = 0.314 hr τ = μm 0.314 hr 0.μm + μm 0.74 hr 0.5μm + μm 0.74 hr and B A B A = 0.398 hr = 9.70x10 μm = 0.74 hr 0.398hr = 1.07 hr 7.05 μm exp kt hr X i = 0

Effect of Xi on Wafer Topography 1 3 O O X i 1 less oxide grown less consumed more oxide grown more consumed 3

Factors Influencing Thermal Oxidation Temperature Ambient Type (Dry O, Steam, HCl) Ambient Pressure Substrate Crystallographic Orientation Substrate Doping

High Doping Concentration Effect Coefficients for dry oxidation at 900 o C as function of surface Phosphorus concentration Dry oxidation, 900 o C O k s vacancies * highly doped has more vacancies n + n O n + n

Transmission Electron Micrograph of /O Interface Amorphous O Crystalline

Thermal Oxide Charges potassium sodium

Oxide Quality Improvement To minimize Interface Charges Q f and Q it Use inert gas ambient (Ar or N) when cooling down at end of oxidation step A final annealing step at 400-450 o C is performed with 10%H +90%N ambient ( forming gas ) after the IC metallization step.

Oxidation with Chlorine-containing Gas Introduction of halogen species during oxidation e.g. add ~1-5% HCl or TCE (trichloroethylene) to O reduction in metallic contamination improved O / interface properties O Na + K + M + Cl MCl Cl Na + or K + in O are mobile!

Effect of HCl on Oxidation Rate HCl + O + H O Cl

Local Oxidation of [LOCOS] Oxidation ~100 A O (thermal) - pad oxide to release mechanical stress between nitride and. Nitride Etch

Local Oxidation of licon (LOCOS) Standard process suffers for significant bird s beak Fully recessed process attempts to minimize bird s beak

Dopant Redistribution during Thermal Oxidation conc. e. g. B, P, As, Sb. O C B (uniform) C 1 x C C B Segregation Coefficient Fixed ratio m = C C1 equilibrium dopant conc. in equilibrium dopant conc. in O (can be>1 or <1)

Four Cases of Interest (A) m < 1 and dopant diffuses slowly in O O C C B D e. g. B (m = 0.3) C 1 flux loss through O surface not considered here. B will be depleted near interface.

Four Cases of Interest (B) m > 1, slow diffusion in O. O C 1 C C B e.g. P, As, Sb dopant piling up near interface for P, As & Sb

Four Cases of Interest (C) m < 1, fast diffusion in O O C C B e. g. B, oxidize with presence of H C 1

Four Cases of Interest (D) m > 1, fast diffusion in O O C 1 C B e. g. Ga (m=0) C

Thin Oxide Growth The Deal-Grove model provides excellent agreement with experimental data except for thin (<0 nm) O grown in O X ox When X ox becomes large, additional term becomes zero t 1/ t 5 nm t dx dt => For thick oxides grown in O on bare, assume X i =5 nm when using the D-G equations ox B = A+ X ox + Ce X ox L L ~ 7nm

Polycrystalline Oxidation O poly- grain boundaries (have lots of defects). fast slower O a roughness with X ox b Overall growth rate is higher than single-crystal

-Dimensional oxidation effects (100) cylinder (110) (100) Thinner oxide (100) (110) Thicker oxide Top view Mechanical stress created by O volume expansion also affects oxide growth rate