Metallization. Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance

Similar documents
Metallization. Typical current density ~10 5 A/cm 2 Wires introduce parasitic resistance and capacitance

EE143 Fall 2016 Microfabrication Technologies. Lecture 9: Metallization Reading: Jaeger Chapter 7

Interconnects OUTLINE

EE BACKEND TECHNOLOGY - Chapter 11. Introduction

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials

Lecture 10. Metallization / Back-end technology (BEOL)

ECSE 6300 IC Fabrication Laboratory Lecture 8 Metallization. Die Image

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Make sure the exam paper has 9 pages total (including cover page)

ECE321 Electronics I

Microelettronica. Planar Technology for Silicon Integrated Circuits Fabrication. 26/02/2017 A. Neviani - Microelettronica

IC Fabrication Technology Part III Devices in Semiconductor Processes

ECE520 VLSI Design. Lecture 7: CMOS Manufacturing Process. Payman Zarkesh-Ha

EE 330 Lecture 12. Devices in Semiconductor Processes

Chapter 3 Silicon Device Fabrication Technology

Exam 1 Friday Sept 22

EE 330 Lecture 9. IC Fabrication Technology Part 2

Outline. Interconnect scaling issues Polycides, silicides and metal gates Aluminum technology Copper technology

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Complementary Metal Oxide Semiconductor (CMOS)

Alternatives to Aluminium Metallization

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

9/4/2008 GMU, ECE 680 Physical VLSI Design

Copper Interconnect Technology

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

Semiconductor Technology

n region. But, it is a bit difficult

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

CMOS Technology. Flow varies with process types & company. Start with substrate selection. N-Well CMOS Twin-Well CMOS STI

Problem 1 Lab Questions ( 20 points total)

Process Integration. MEMS Release Techniques Sacrificial Layer Removal Substrate Undercut

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

Department of Electrical Engineering. Jungli, Taiwan

Chapter 2 Manufacturing Process

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

EE 434 Lecture 9. IC Fabrication Technology

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

1.1 Background Cu Dual Damascene Process and Cu-CMP

Lecture 22: Integrated circuit fabrication

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology

Chapter 7 Polysilicon and Dielectric Film Deposition

Czochralski Crystal Growth

Process Integration. NMOS Generic NMOS Process Flow. CMOS - The MOSIS Process Flow

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

Microelectronics. Integrated circuits. Introduction to the IC technology M.Rencz 11 September, Expected decrease in line width

Review of CMOS Processing Technology

Microelectronics Devices

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Section 4: Thermal Oxidation. Jaeger Chapter 3. EE143 - Ali Javey

Overview of Dual Damascene Cu/Low-k Interconnect

FABRICATION of MOSFETs

Lecture 1A: Manufacturing& Layout

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Chapter 5 Thermal Processes

Manufacturing Process

PROCESS INTEGRATION ISSUES OF LOW-PERMITTIVITY DIELECTRICS WITH COPPER FOR HIGH-PERFORMANCE INTERCONNECTS

Manufacturing Process

ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.

Semiconductor Manufacturing Technology. IC Fabrication Process Overview

CMOS Manufacturing process. Design rule set

CMOS Fabrication. Dr. Bassam Jamil. Adopted from slides of the textbook

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

CSI G SYSTEMS CSI GAS DELIVERY SUPPORT. Chemical Vapor Deposition (CVD)

Xilinx XC4036EX FPGA

Thermal Evaporation. Theory

Lattice isplsi1032e CPLD

IC/MEMS Fabrication - Outline. Fabrication

Chapter 4. UEEP2613 Microelectronic Fabrication. Oxidation

EECS130 Integrated Circuit Devices

Ion Implantation Most modern devices doped using ion implanters Implant dopants by accelerating individual atoms (ions) Ionize gas sources (single +,

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Process Flow in Cross Sections

EE40 Lec 22. IC Fabrication Technology. Prof. Nathan Cheung 11/19/2009

Fabrication and Layout

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Lecture 030 Integrated Circuit Technology - I (5/8/03) Page 030-1

Section 4: Thermal Oxidation. Jaeger Chapter 3

Lecture 12. Physical Vapor Deposition: Evaporation and Sputtering Reading: Chapter 12. ECE Dr. Alan Doolittle

UNIT 4. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Introduction to CMOS VLSI Design. Layout, Fabrication, and Elementary Logic Design

Altera EPM7128SQC EPLD

Chemical Vapor Deposition

The History & Future of

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Xilinx XC4036XL-1C FPGA

Lattice 3256A-90LM PLD

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

MOS Front-End. Field effect transistor

EE 143 CMOS Process Flow

Lect. 2: Basics of Si Technology

Physical Vapor Deposition (PVD) Zheng Yang

Surface micromachining and Process flow part 1

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

Manufacturing Process

USOO61 OO195A United States Patent (19) 11 Patent Number: 6,100,195 Chan et al. (45) Date of Patent: Aug. 8, 2000

Transcription:

Metallization Interconnects Typical current density ~105 A/cm2 Wires introduce parasitic resistance and capacitance RC time delay Inter-Metal Dielectric -Prefer low dielectric constant to reduce capacitance Multilevel Metallization (2-10 levels of metal wiring) Reduction in die size Higher circuit speed ( shorter interconnect distance) Flexibility in layout design 1

FOX Si substrate ( InteMetal Oxide e.g. BPSG. Low-K dieletric) (e.g. PECVD Si Nitride) 2

Outline Interconnections and Contacts RC Time Delay Interconnect resistance Contact resistance Dielectric Capacitance Reliability - Electromigration Multilevel Metallization Surface Planarization Techniques 3

4

Interconnect RC Time Delay Interconnect Resistance RI =R/L = / (WAlTAl) Interconnect-Substrate Capacitance CV C/L = WAl ox / Tox Interconnect-Interconnect Capacitance CL C/L = TAl ox / SAl * Values per unit length L 5

Interconnect Interconnections Requirements low ohmic resistance interconnects material has low resistivity low contact resistance to semiconductor device reliable long-term operation 6

Possible interconnect materials Metal (Low resistivity) for long interconnects Highly doped Poly-Si (medium resistivity) for short interconnects Highly doped diffused regions in Si substrate (medium resistivity) for short interconnects 7

Resistivity of Poly-Si Resistivity of Pure Metals Poly-Si (min) =1E-3 -cm 8

Metal Contact to Si Tunneling ohmic contacts Al e n+ SiO2 M Ec Ev I Al h Si 1019-1021/cm3 n-si p+ Xd SiO2 > 1019/cm3 V p-si 9

metal semiconductor Depletion region Schottky Rectifying Contact Schottky Tunneling Ohmic Contact Large depletion width (lightly doped Si) Thermionic emission Tunneling Small depletion width (highly doped Si) 10

Contact Resistance Rc Heavily doped Semiconductor surface Metal Contact Area For a uniform current density flowing across the contact area Rc = c / (contact area ) c c of Metal-Si contacts ~ 1E-5 to 1E-7 -cm2 of Metal-Metal contacts < 1E-8 -cm2 11

Contact Resistivity c 1 J Specific contact resistivity c V at V~0 2 m * s c exp h B N B is the Schottky barrier height N = surface doping concentration c = specfic contact resistivity in ohm-cm2 m = electron mass h =Planck s constant = Si dielectric constant Approaches to lowering of contact resistance: 1) Use highly doped Si as contact semicodnuctor 2) Choose metal with lower Schottky barrier height 12

Schottky Barrier heights of common metals contacts to n-type semiconductors Note: B (n-type) + B (p-type) = Eg of semiconductor 13

Al Spiking Problem 14

Al-Si Eutectic Behavior At the sintering temperature of about 450C after metalization, Si is soluble in Al up to ~1 % but Al is not soluble in Si. 15

Al Spiking Problem: Solutions 1. Add ~2% Si to Al to prevent Si outdiffusion 2. Use diffusion barrier layer to block Al/substrate interaction 16

Electromigration Motion Metal Lattice atomic potential electron flow moment transferred from electrons Thermally excited metal atom out of lattice site position x Metal atom at lattice site (equilibrium) Electromigrated metal atoms move along the same direction of electrons 17

Electromigrated atoms dominated by grain boundary diffusion Hillock formation (can short neighboring metal lines) Grain boundaries Void formation (metal line becomes open) 2 flux in 1 flux out Mass Accumulation 1 flux in 2 flux out Mass Depletion 18

Void Formation Electron flow Hillock Formation Large Hillock (dendrite) SEM micrographs of Aluminum electromigration failure 19

Dendrite Fomation Void Formation 20

Median Time to Failure (MTF) of Electromigration * MTF defined as time for 50% of test samples to fail MTF J 2 exp [ EA/ kt] J = current density in Amp/cm2 EA = activation energy ( ~ 0.5-0.8 ev for metals) 21

Alloying Al with other elements will retard grain boundary diffusion Shown are Accelerated test data: Testing temp ~225C J ~ 1E6 Amp/cm2 * Tradeoffs are etching difficulty and increased electrical resistivity 22

How alloy precipitates can block grain boundary diffusion Example: Al-Cu (1-4%) alloy. After sintering, AlCu3 compound will precipitate along the grain boundaries. 23

Suggested Metallization for 0.25 m linewidths 24

Metal Silicides Metal silicides can be used as : 1) Low-resistivity metal for source/drain contacts 2) Shunting metal with poly-si as interconnects

Metal Silicides can be prepared by: 1) Sputtering Deposition 2) CVD 3) Metal-Si Reactions

Properties of Metal Silicides

Metal Deposition Techniques Sputtering has been the technique of choice high deposition rate capability to deposit complex alloy compositions capability to deposit refractory metals uniform deposition on large wafers capability to clean contact before depositing metal CVD processes have recently been developed (e.g. for W, TiN, Cu) better step coverage selective deposition is possible plasma enhanced deposition is possible for lower deposition temperature 28

Example Metal CVD Processes 1) Tungsten (W) used as contact plug, also as first-level metal blanket (non-selective) deposition processes: WF6 SiH 4 W SiF4 2 HF H 2 WF6 3 H 2 W 6 HF 29

Metal CVD Processes (cont.) 2) TiN used as barrier-metal layer deposition processes: 6TiCl 4 8NH 3 6TiN 24HCl N 2 2TiCl 4 2 NH 3 H 2 2TiN 8 HCl 2TiCl 4 N 2 4 H 2 2TiN 8 HCl 30

3) CVD Copper Metal-Organic Cu compound (gas) 31

Trench filling with CVD Cu 32

Cu Plating 33

Electroless Cu Plating 34

Low-K Dielectrics 35

36

37

Advanced Metalization Materials To further reduce RC time delay: Copper interconnects Low-K dielectrics (Fluorinated SiO2, polymers, xerogels...) *This photo is an idealization only, with an airgap between the Cu layers. 38