ME 189 Microsystems Design and Manufacture. Chapter 9. Micromanufacturing

Similar documents
Today s Class. Materials for MEMS

Chapter 2 OVERVIEW OF MEMS

Semiconductor Manufacturing Process 10/11/2005

MEMS Fabrication. Beyond Integrated Circuits. MEMS Basic Concepts

General Introduction to Microstructure Technology p. 1 What is Microstructure Technology? p. 1 From Microstructure Technology to Microsystems

Atomic Layer Deposition(ALD)

L5: Micromachining processes 1/7 01/22/02

Manufacturing Technologies for MEMS and SMART SENSORS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Fabrication Technology, Part II

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Mikrosensorer. Microfabrication 1

SURFACE MICROMACHINING

Lecture 5: Micromachining

Outline. Introduction to the LIGA Microfabrication Process. What is LIGA? The LIGA Process. Dr. Bruce K. Gale Fundamentals of Microfabrication

There are basically two approaches for bulk micromachining of. silicon, wet and dry. Wet bulk micromachining is usually carried out

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

Surface Micromachining

Micromachining AMT 2505

Solid State Sensors. Microfabrication 8/22/08 and 8/25/08

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

INF5490 RF MEMS. LN02: MEMS Fabrication. Spring 2012, Oddvar Søråsen Department of Informatics, UoO

Surface micromachining and Process flow part 1

Chapter 3 Silicon Device Fabrication Technology

Microfabrication of Heterogeneous, Optimized Compliant Mechanisms SUNFEST 2001 Luo Chen Advisor: Professor G.K. Ananthasuresh

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

Surface Micromachining

Czochralski Crystal Growth

Chemical Vapor Deposition

6.777J/2.732J Design and Fabrication of Microelectromechanical Devices Spring Term Solution to Problem Set 2 (16 pts)

EECS130 Integrated Circuit Devices

IC/MEMS Fabrication - Outline. Fabrication

Regents of the University of California 1

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Regents of the University of California

Lecture 7 CMOS MEMS. CMOS MEMS Processes. CMOS MEMS Processes. Why CMOS-MEMS? Agenda: CMOS MEMS: Fabrication. MEMS structures can be made

Welcome MNT Conference 1 Albuquerque, NM - May 2010

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Mostafa Soliman, Ph.D. May 5 th 2014

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

MEMS Micromachining Overview Primary Knowledge Unit Participant Guide

ENG/PHYS3320 Microsystems Technology Chapter 2 Fabrication of Microsystems

Regents of the University of California

Fabrication Technology, Part I

Ion Implantation Most modern devices doped using ion implanters Ionize gas sources (single +, 2+ or 3+ ionization) Accelerate dopant ions to very

Physical Vapor Deposition (PVD) Zheng Yang

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Silicon Microfabrication Part 2

Overview. Silicon Microfabrication Part 2. Introduction to BioMEMS & Medical Microdevices

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Etching Etching Definitions Isotropic Etching: same in all direction Anisotropic Etching: direction sensitive Selectivity: etch rate difference

Fabrication Techniques for Thin-Film Silicon Layer Transfer

4. Process Integration: Case Studies

Supporting Information: Model Based Design of a Microfluidic. Mixer Driven by Induced Charge Electroosmosis

A Deep Silicon RIE Primer Bosch Etching of Deep Structures in Silicon

Most semiconductor devices contain at least one junction between p-type and n-type material. These p-n junctions are fundamental to the performance

The Physical Structure (NMOS)

Lecture 10: MultiUser MEMS Process (MUMPS)

Lecture #18 Fabrication OUTLINE

3. Photolithography, patterning and doping techniques. KNU Seminar Course 2015 Robert Mroczyński

Lecture 3: Integrated Processes

Alternative Methods of Yttria Deposition For Semiconductor Applications. Rajan Bamola Paul Robinson

Knowledge Probe Deposition PK Activities. Participant Guide

EE C245 ME C218 Introduction to MEMS Design

Review of CMOS Processing Technology

EE C245 ME C218 Introduction to MEMS Design Fall 2011

Tapered Walls Via Holes Manufactured Using DRIE Variable Isotropy Process

Bulk Silicon Micromachining

Cristina Rusu Imego AB Cristina Rusu

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Applications of High-Performance MEMS Pressure Sensors Based on Dissolved Wafer Process

EE C245 ME C218 Introduction to MEMS Design Fall 2007

Micro-Electro-Mechanical Systems (MEMS) Fabrication. Special Process Modules for MEMS. Principle of Sensing and Actuation

Micro-Scale Engineering I Microelectromechanical Systems (MEMS) Y. C. Lee

EE 330 Lecture 9. IC Fabrication Technology Part 2

MEMSAND MICROSYSTEMS Design, Manufacture, and Nanoscale Engineering

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

ELEC 3908, Physical Electronics, Lecture 4. Basic Integrated Circuit Processing

Chapter 2 Manufacturing Process

Chapter 3 CMOS processing technology

DESIGN AND FABRICATION OF MEMS CANTILEVER AND OTHER BEAM STRUCTURES

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Cambridge University Press A Guide to Hands-on MEMS Design and Prototyping Joel A. Kubby Excerpt More information.

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

MICROCHIP MANUFACTURING by S. Wolf

Introduction to Microeletromechanical Systems (MEMS) Lecture 5 Topics. JDS Uniphase MUMPs

Chapter 5 Thermal Processes

ECE 440 Lecture 27 : Equilibrium P-N Junctions I Class Outline:

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

4/10/2012. Introduction to Microfabrication. Fabrication

applied to Biomedical Instrumentation Microfabrication and Nanofabrication Microtechnology Nanotechnology Biomedical Lecture 9 and

Fabrication Technology

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Lecture 22: Integrated circuit fabrication

Evolution of MEMS Technology

Gaetano L Episcopo. Introduction to MEMS

5.8 Diaphragm Uniaxial Optical Accelerometer

Fabrication and Layout

Lect. 2: Basics of Si Technology

UT Austin, ECE Department VLSI Design 2. CMOS Fabrication, Layout Rules

Transcription:

ME 189 Microsystems Design and Manufacture Chapter 9 Micromanufacturing This chapter will offer an overview of the application of the various fabrication techniques described in Chapter 8 in the manufacturing micrometer scaled devices and systems of complicated geometry delivering electromechanical functions. Three distinct micromanufacturing techniques will be presented: Bulk micromanufacturing Surface micromachining The LIGA process

Bulk Micromanufacturing Bulk micromanufacturing technique involves creating 3-D components by removing materials from thick substrates (silicon or other materials) using primarily etching method. Etching - dry or wet etching is the principal technique used in bulk micromanufacturing. Substrates that can be etched in bulk micromanufacturing include: Silicon SiC GaAs special polymers Wet etching involves the use of chemical solvents (called etchants) Etchants Protective Resist Etchants Substrate Etched Substrate Dry etching uses plasma to remove materials at the desired locations on a substrate.

Bulk Micromanufacturing- Cont d Isotropic and Anisotropic Etching Pure silicon crystals are not isotropic in their properties due to non-uniform distribution of atoms at their interior. Such anisotropic properties are represented by three distinct planes: z x y The (100) plane The (110) plane The (111) plane The (111) plane makes an angle of 54.74 o with the (100) plane. Corresponding to these (3) planes are 3 distinct directions in which etching takes place: <100>, <110> and <111>. The <100> is the easiest direction for etching, and the <111> is the hardest direction for etching.

Bulk Micromanufacturing- Cont d Anisotropic etching of silicon (100) Plane Etching (100) plane 54.74 o <100> orientation Etched cavity Anisotropic etching is easier to control of the etched shape of the substrates. Disadvantages: Slower in rate of etching (< 1 µm/minute) The rate is temperature-sensitive. Best performance at elevated temperature, e.g. 100 o C temperature-resistive mask materials.

Bulk Micromanufacturing- Cont d Wet etchants for silicon and silicon compounds HA for isotropic etching at room temperature. Alkaline chemicals with ph > 12 for anisotropic etching. Popular anisotropic etchants are: KOH ( potassium hydroxide) EDP (ethylene-diamine and pyrocatecol) TMAH (tetramethyl ammonium hydroxide) Hydrazine Most etchants are used with 1:1 by weight mixture with water. Typical etching rates are: Materials Silicon in <100> Silicon in <100> Silicon dioxide Silicon dioxide Etchants KOH EDP KOH EDP Etch Rates 0.25 1.4 µm/min 0.75 µm/min 40 80 nm/hr 12 nm/hr Rate drops Harder to etch Silicon nitride Silicon nitride KOH EDP 5 nm/hr 6 nm/hr

Bulk Micromanufacturing- Cont d Selectivity Ratios of Etchants Silicon compounds are much stronger etching resistive materials than silicon. These materials can thus be used as masks for etching of silicon substrates. The resistivity to etchants is measured by Selectivity Ratio of a material. The selectivity ratio of a material is defined by: Etching rate of silicon Selectivit y Ratio = using same etchant Etching rate of the material Selectivity ratio of etchants to two silicon compound substrates is: Substrates Silicon dioxide Silicon nitride Etchants KOH TMAH EDP KOH TMAH EDP Selectivity Ratios 10 3 10 3 10 4 10 3-10 4 10 4 10 3 10 4 10 4 The higher the selectivity ratio, the better the mask material is.

Bulk Micromanufacturing- Cont d Control of wet etching A. On etching geometry: Timing and agitated flow patterns can affect the geometry of etched substrate geometry: SiO 2 or Si 3 4 mask Etchants SiO 2 or Si 3 4 mask Etchants SiO 2 or Si 3 4 mask Etchants Silicon substrate Silicon substrate Silicon substrate Ideal etching Under etching Under cutting Endurance of the masks is another factor that affects the etching geometry.

Bulk Micromanufacturing- Cont d Control of wet etching Cont d B. Etch stop: Etching may be stopped by the following two methods, both related to doping of the silicon substrates. Controlled by doping: Doped silicon dissolved faster in etchants than pure silicon. Controlled by electrochemical etch stop: Inert substrate container Current adjustment V Constant voltage supply Etching stops at the interface of p- and n-type of the doped silicon. Etchants Etching n-type silicon p-type silicon SiO 2 or Si 3 4 Masking Counter electrode

Bulk Micromanufacturing- Cont d Dry Etching Dry etching involves the removal of substrate materials by gaseous etchants. It is more a physical than chemical process. 3 dry etching techniques: Ion etching. Plasma etching. Reactive ion etching. Deep reactive ion etching (DRIE) Plasma etching: Plasma is a neutral ionized gas carrying a large number of free electrons and positively charged ions. A common source of energy for generating plasma is the radio frequency (RF) source. Chemical reactive gas, e.g. CCl 2 F 2, is mixed with plasma in etching process. Other chemical reactive gases for different substrates are given in Table 9.3.

Bulk Micromanufacturing- Cont d Plasma etching Cont d The working principle: Plasma etching operates on both high kinetic energy and chemical reactions between neutrals () and the substrate materials. The reactive gas, e.g. CCl 2 F 2 in the carrier gas ions produces reactive neutrals (). The reactive neutrals () attacks both the normal surface and the side walls. The ions (+) only attack the normal surface only. RF Source As result, the etching front advances much faster in the depth than on the sides. Rate of dry etching: Conventional dry etching by ions is slow in rates at about 0.1 µm/min, but plasma etching may increase this rate to 2 µm/min. The rate of dry etching can be stretched to 5 µm/min. It is much faster and cleaner than wet etching. Mask Side walls Plasma with ions and reactive neutrals + + ions ++ + ormal surface Etched substrate Reactive neutrals

Bulk Micromanufacturing- Cont d Deep Reactive Ion Etching (DRIE) Why DRIE? Plasma etching can produce deeper trenches, than wet etching, but with tapered angles. Tapered trenches are not desirable in many applications such as resonators that involve pairs of centipedes-like micro devices with overlapped fingers : Etched cavity Substrate θ Depth, H Plate- resonators Spring resonator DRIE process may produce deep trenches with θ 0.

Bulk Micromanufacturing- Cont d Deep Reactive Ion Etching (DRIE) Working principle: The DRIE process provides thin films of a few microns protective coatings on the sidewalls during the etching process. It involves the use of a high-density plasma source. The process allows alternating process of plasma (ion) etching of the substrate material and the deposition of etching-protective material on the sidewalls. Special polymers are frequently used for side-wall protective films. What DRIE can do: The DRIE process has produced MEMS structures with A/P** = 30 with + virtually vertical walls of θ = ±2 o for several years. Recent developments have used better ++ + sidewall protecting materials. For example, silicon substrates with A/P over 100 was achieved with θ = ±2 o at a depth of up to 300 µm. The etching rate, however, was reduced to 2-3 µm/min. ** A/P = Aspect ratio = the dimension in vertical to horizontal directions Plasma with ions and reactive neutrals + ions Mask DRIE etched substrate Reactive neutrals

Bulk Micromanufacturing- cont d Deep Reactive Ion Etching (DRIE)- Cont d Recent development: Recent developments have substantially improved the performance of DRIE with better sidewall protecting materials. Silicon substrates with A/P over 100 was with θ = ±2 o at a depth of up to 300 µm was achieved. The etching rate, however, was reduced to 2-3 µm/min. Popular side wall protecting materials: Sidewall protection materials Polymer Photoresists Silicon dioxide Selectivity ratio 50:1 120:1 Aspect ratio, A/P 30:1 100:1 200:1

Bulk Micromanufacturing- ends Wet vs. dry etching: Parameters Dry etching Wet etching Directionality Production-automation Environmental impact Masking film adherence Selectivity Materials to be etched Process scale up Cleanliness Critical dimensional control Equipment cost Typical etch rate Operational parameters Control of etch rate Good for most materials Good Low ot as critical Poor Only certain materials Difficult Conditionally clean Very good (< 0.1 µm) Expensive Slow (0.1 µm/min) to fast (6 µm/min) Many Good in case of slow etch Only with single crystal materials (aspect ratio up to 100) Poor High Very critical Very good All Easy Good to very good Poor Less expensive Fast ( 1 µm/min and up) Few Difficult

Surface Micromachining Etching process creates 3-D microstructures by removing material from substrates. Removed substrate materials are wasted. Surface micromachining creates 3-D microstructures by adding material to the substrate. Added materials may not be same as the substrate material flexibility. Added material layers can be 2-5 µm thick each, or as high as 5-20 µm thick each much more than most etching process can achieve. There is little waste of substrate materials. Deposition processes are commonly used methods expensive. Requires multiple masks expensive and time consuming. Requires sacrificial layers to create cavities wasteful with technical problems.

Surface Micromachining Cont d General description of process A B C Illustration of micromachining process creation of a polysilicon cantilever beam on silicon substrate base: Silicon constraint base PSG Sacrificial Layer Mask 1 for etching Deposit a sacrificial layer of PSG (Phosphosilicate glass) using LPCVD process. Cover the PSG layer with Mask 1 (made of Si 3 4 ) for subsequent etching away the PSG for beam s support area as shown in Step C. D Mask 2 for deposition Produce a Mask 2 (Si 3 4 ) with opening of the size of the beam length and width. Cover this Mask on top of the PSG layer. E F Silicon constraint base After etching of sacrificial layer Deposit polysilicon over the masked region using CVD to thickness of the beam. Remove the sacrificial PSG by etching (see blow) and creates the free-standing cantilever beam.

Surface Micromachining Cont d General description of process- Cont d Etching of sacrificial layers: Three (3) commonly used sacrificial layer materials: PSG (Phosphosilicate glass) SiO 2 BPSG (Boronphosphosilicate) Etching process: 1:1 HF:H2O + 1:1 HCl:H2O. Rising with deionized water and dried under Infrared lamp. Etching rates for sacrificial layers Thin Oxide Films CVD SiO 2 (densified at 1050 o C for 30 min.) Ion-implanted SiO 2 (at 8x10 15 /cm 2, 50 KeV) Phosphosilicate (PSG) 5%-5% Boronphosphosilicate (BPSG) Lateral Etch Rate (µm/min) 0.6170 0.8330 1.1330 4.1670

Surface Micromachining Cont d Mechanical problems (1) Quality of adhesion of layers: The interfaces of layers are the vulnerable areas for structural failures. Two possible failures: Peeling off Severing along the interface by shear (2) Interfacial stresses due to mismatch of CTE: At 1000 o C: At 20 o C: SiO 2 Si During oxidation by CVD After oxidation

Surface Micromachining Ends Mechanical problems Cont d (3) Stiction: It is the most serious technical problem in surface micromachining. It occurs in structures separated by narrow gap that is supported by sacrificial layer, e.g. with PSG. Stiction phenomenon is the collapsing of the layers supported by the sacrificial layers once they are removed by etching. Stiction may occur in the example of the cantilever beam fabricated by surface micromachining: Polysilicon beam Collapsing of unsupported beam - Stiction Sacrificial layer Possible fracture Constraint base With sacrificial layer After the sacrificial layer is removed Once stiction takes place, there is little chance to separate the parts again. Stiction occurs due to Van der Waals and chemical forces between surfaces with narrow gaps.

The LIGA Process The term LIGA is an acronym for German term in Lithography (Lithographie), electroforming (Galvanoformung), and molding (Abformung). The technique was first developed at the Karlsruhe uclear Research Center in Karlsruhe, Germany. LIGA process is radically different from silicon-based micro manufacturing. The major difference is that LIGA can produce microstructures that have high aspect ratio. There is no restriction on using silicon or silicon compounds as substrate. ickel is a common material for LIGA products. It is easier to be produced in large volumes. Major disadvantage of LIGA process is the requirement of special facility - Synchrotron radiation (X-ray) source, a very expensive facility.

The LIGA Process Cont d Major steps in LIGA process Deep x-ray lithography (Provided by Synchrotron radiation facility) Photoresist with desired patterns (Using a mask made of Quartz with gold plating) Electroplating of metal on patterns Metal product or Metal molds (Usually with nickel linings) Plastic products by injection molding

The LIGA Process Cont d Fabrication of a square tube using LIGA Gold plated region (For blocking x-ray) The desired product: a tube X-ray Mask (Si 3 4 ) 1-1.5 µm tk Thick film Photoresist PMMA (Transparent to x-ray) Substrate (a) X-ray lithography Substrate (b) Resist after lithography Plated metal layers (ormally i) Metal tube (Made of i) Substrate Substrate (c)after electroplating (d) After removing resist

The LIGA Process Cont d Materials for substrates Substrates in LIGA process must be electrical conductive to facilitate subsequent electroplating over photoresist mold. Metals such as: steel, copper plates, titanium and nickel, or Silicon with thin titanium or silver/chrome top layer; glass with thin metal layers. Photoresist materials Basic requirements: Must be sensitive to x-ray radiation. Must have high resolution and resistance to dry and wet etching. Must have thermal stability up to 140oC. The unexposed part must be absolutely insoluble during development. Good adhesion to substrate during electroplating. PMMA appears most popular for LIGA process, but other polymers are available: PMMA POM PAS PMI PLG Sensitivity Bad Good Excellent Reasonable Reasonable Resolution Excellent Reasonable Very bad Good Excellent Sidewall smoothness Excellent Very bad Very bad Good Excellent Stress corrosion Bad Excellent Good Very bad Excellent Adhesion on substrate Good Good Good Bad Good

The LIGA Process Ends Electroplating The inner surfaces of the photoresist mold produced by X-ray lithography need to be plated with thin metal layers for securing permanent microstructure geometry. Metals available for the plating are: i, Cu, Au, ife and iw. In the case of plating with i, the process is: ickel ions (i 2+ ) are produced from electrolysis of icl 2 solution. Anode Cathode They are attracted to the electrons at the cathode: i 2+ + 2e - i Cl - i 2+ icl 2 Solution There could be H + ions presence at the same cathode in the process. These H+ ions may form H 2 bubbles on the cathode, and thus i plate. Proper control of the ph in the solution is important to mitigate this effect.

Summary on Micromanufacturing A. Bulk micromanufacturing: Less expensive in the process, but material loss is high. Suitable for microstructures with simple geometry. Limited to low-aspect ratio in geometry. B. Surface micromachining: Requires the building of layers of materials over the substrate. Complex masking design and productions. Etching of sacrificial layers is necessary not always easy and wasteful. The process is tedious and more expensive. There are serious engineering problems such as interfacial stresses and stiction. Major advantages: ot constrained by the thickness of silicon wafers. Wide choices of thin film materials to be used. Suitable for complex geometry such as micro valves and actuators. C. The LIGA process: Most expensive in initial capital costs. Requires special synchrotron radiation facility for deep x-ray lithography. Micro injection molding technology and facility for mass productions. Major advantages are: Virtually unlimited aspect ratio of the microstructure geometry. Flexible in microstructure configurations and geometry. The only technique allows the production of metallic microstructures.