Effect of alignment mark depth on alignment signal behavior in advanced lithography

Similar documents
Advances in Process Overlay - ATHENA Alignment System Performance on Critical Process Layers

Review of CMOS Processing Technology

More on VLSI Fabrication Technologies. Emanuele Baravelli

Lect. 2: Basics of Si Technology

Modeling of Local Oxidation Processes

Copper Interconnect Technology

Nonplanar Metallization. Planar Metallization. Professor N Cheung, U.C. Berkeley

Photoresist Coat, Expose and Develop Laboratory Dr. Lynn Fuller

SUPPLEMENTARY INFORMATION

Semiconductor Technology

CS/ECE 5710/6710. N-type Transistor. N-type from the top. Diffusion Mask. Polysilicon Mask. CMOS Processing

ECE321 Electronics I

Low-cost, deterministic quasi-periodic photonic structures for light trapping in thin film silicon solar cells

9/4/2008 GMU, ECE 680 Physical VLSI Design

Hybrid BARC approaches for FEOL and BEOL integration

EUV Transmission Lens Design and Manufacturing Method

Experiment 2b X-Ray Diffraction* Optical Diffraction Experiments

Understanding. Brewer Science

EECS130 Integrated Circuit Devices

In-situ Metrology for Deep Ultraviolet Lithography Process Control

Czochralski Crystal Growth

EUV Transmission Lens Design and Manufacturing Method

W Metallization in a 3-D Memory

Microstructure of Electronic Materials. Amorphous materials. Single-Crystal Material. Professor N Cheung, U.C. Berkeley

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Challenges and Future Directions of Laser Fuse Processing in Memory Repair

FESEM Analysis of BPSG Films After Reflow

Proceedings of the 2016 International Conference on Industrial Engineering and Operations Management Kuala Lumpur, Malaysia, March 8-10, 2016

Lecture 5. SOI Micromachining. SOI MUMPs. SOI Micromachining. Silicon-on-Insulator Microstructures. Agenda:

Enabling Technology in Thin Wafer Dicing

KrF Excimer Laser Micromachining of Silicon for Micro- Cantilever Applications

IC/MEMS Fabrication - Outline. Fabrication

Micro- and Nano-Technology... for Optics

CMOS Manufacturing process. Design rule set

Department of Electrical Engineering. Jungli, Taiwan

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Can deposit any material on any substrate (in principal) Start with pumping down to high

PATTERNING OF OXIDE THIN FILMS BY UV-LASER ABLATION

Microfabrication of Integrated Circuits

Complexity of IC Metallization. Early 21 st Century IC Technology

Progress in Monolithic III-V/Si and towards processing III-V Devices in Silicon Manufacturing. E.A. (Gene) Fitzgerald

Deposition Technologies for >500GB/in 2 and HAMR Write Heads PMR

Modeling Of A Diffraction Grating Coupled Waveguide Based Biosensor For Microfluidic Applications Yixuan Wu* 1, Mark L. Adams 1 1

Trench Structure Improvement of Thermo-Optic Waveguides

Introduction to Lithography

Chapter 3 Silicon Device Fabrication Technology

Design and fabrication of ultrathin silicon-nitride membranes for use in UV-visible airgap-based MEMS optical filters

FABRICATION ENGINEERING MICRO- NANOSCALE ATTHE AND. Fourth Edition STEPHEN A. CAMPBELL. of Minnesota. University OXFORD UNIVERSITY PRESS

Nanotechnology makes brighter LED s. Michael P.C. Watts

VLSI Design and Simulation

IC Fabrication Technology Part III Devices in Semiconductor Processes

Lecture 19 Microfabrication 4/1/03 Prof. Andy Neureuther

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Thin Films: Sputtering Systems (Jaeger Ch 6 & Ruska Ch 7,) Sputtering: gas plasma transfers atoms from target to substrate Can deposit any material

A Novel Low Temperature Self-Aligned Field Induced Drain Polycrystalline Silicon Thin Film Transistor by Using Selective Side-Etching Process

Deep-etched fused silica grating as a (de)multiplexer for DWDM application at the wavelength of 1.55µm

CSCI 4974 / 6974 Hardware Reverse Engineering. Lecture 5: Fabrication processes

PROCESS FLOW AN INSIGHT INTO CMOS FABRICATION PROCESS

EE 330 Lecture 8. IC Fabrication Technology Part II. - Masking - Photolithography - Deposition - Etching - Diffusion

We are moving to 155 Donner Lab From Thursday, Feb 2 We will be able to accommodate everyone!

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Manufacturing Process

Optimization of Water based Optical Filter for Concentrated Crystalline Si PV/T System - A Theoretical Approach

Radiation Tolerant Isolation Technology

CMOS Manufacturing Process

CMOS Processing Technology

Amorphous and Polycrystalline Thin-Film Transistors

EE 330 Lecture 9. IC Fabrication Technology Part 2

CMOS Processing Technology

Synthesis and Characterization of Zinc Iron Sulphide (ZnFeS) Of Varying Zinc Ion Concentration

the surface of a wafer, usually silicone. In this process, an oxidizing agent diffuses into the wafer

CMP Applications and Issues Part 3

Advanced Metrology for Copper/Low-k Interconnects

Chapter 2 Manufacturing Process

1

Lecture 1A: Manufacturing& Layout

Single-digit-resolution nanopatterning with. extreme ultraviolet light for the 2.5 nm. technology node and beyond

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Manufacturing Process

VLSI. Lecture 1. Jaeyong Chung System-on-Chips (SoC) Laboratory Incheon National University. Based on slides of David Money Harris

Simultaneous measurement of six layers in a silicon on insulator film stack using spectrophotometry and beam profile reflectometry

Lecture Day 2 Deposition

Properties of Inverse Opal Photonic Crystals Grown By Atomic Layer Deposition

ATOMIC LAYER DEPOSITION FOR PHOTONIC CRYSTAL DEVICES

Optical Coatings. Photonics 4 Luxury Coatings , Genève. Dr. Andreas Bächli Head of Optical Coatings at RhySearch, Buchs (SG)

BOROFLOAT & Glass Wafers: A Union of Inspiration & Quality

Dielectric II-VI and IV-VI Metal Chalcogenide Thin Films in Hollow Glass Waveguides (HGWs) for Infrared Spectroscopy and Laser Delivery

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON

A Production-Proven Shallow Trench Isolation (STI) Solution Using Novel CMP Concepts*

Test Patterns for Chemical Mechanical Polish Characterization

ECE 659. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Manufacturing.

Isolation Technology. Dr. Lynn Fuller

Chapter 3 Basic Crystallography and Electron Diffraction from Crystals. Lecture 9. Chapter 3 CHEM Fall, L. Ma

EE 143 FINAL EXAM NAME C. Nguyen May 10, Signature:

Amorphous Oxide Transistor Electrokinetic Reflective Display on Flexible Glass

The History & Future of

Technology. Semiconductor Manufacturing. Hong Xiao INTRODUCTION TO SECOND EDITION SPIE PRESS

Tailorable BARC system to provide optimum solutions for various substrates in immersion lithography

Exam 1 Friday Sept 22

Application of Taguchi Method in Optimization of Gate Oxide and Silicide Thickness for 45nm NMOS Device

Figure 2.3 (cont., p. 60) (e) Block diagram of Pentium 4 processor with 42 million transistors (2000). [Courtesy Intel Corporation.

Transcription:

Journal of Engineering Research and Education Vol. 5 () 7- Effect of alignment mark depth on alignment signal behavior in advanced lithography 1 Normah Ahmad, 1 Uda Hashim, Mohd Jeffery Manaf, Kader Ibrahim Abdul Wahab 1 Institute of Nanooelectronic Engineering, Universiti Malaysia Perlis, Kangar, 1 Perlis. uda@kukum.edu.my SilTerra Malaysia Sdn. Bhd.Kulim Hi-Tech Park, 9 Kulim, Kedah. normah_ahmad@silterra.com ABSTRACT Finding a robust alignment strategy is one of the key evaluations in defining photolithography process. Alignment is a process to determine how the current pattern is placed on the wafer. Alignment is done by an optical system, which means that it is dependable on the quality of the alignment signal to determine the correct orientation. Alignment signal is generated by alignment mark, a diffraction grating structure (trench and line structure) printed on wafer. Hence, the processing steps can possibly affect the properties of alignment mark. The alignment mark depth (trench depth) can be varied due to the nature of processing. According optics, a light optical path variation may lead to a destructive interference, which is not good.. Keywords: Alignment signal, lithography, Alignment mark INTRODUCTION The challenge in photolithography process is to print the desired feature size and to align the feature correctly to the subsequent layer [Rigorous Coupled wave analysis of FE of line wafer alignment marks]. It is important to ensure that the new pattern is overlaid the previous pattern correctly. Designing a robust alignment strategy is difficult and time consuming since the scanner alignment system is designed to work with an ideal profile of alignment mark. There have several factors can affect the alignment signal significantly which is size of alignment mark, polarity, processing steps, type of alignment system, refractive index, reflectivity, grain structure, and surface roughness [Laser Alignment Modeling Using Rigorous Numerical Solution]. This paper will concentrate on how processing steps affect the alignment signal behavior.

Normah Ahmad et al. / Effect of alignment mark depth on alignment Previous work by [Experimental and simulation studies of alignment marks] stated that alignment signal is a strong function of trench depth. From [Segmented Alignment Mark Optimization and Signal Strength Enhancement for Deep Trench Process], for a rectangular grating profile, the intensity is given by; I πr = sin ( ) I R π r + 1 sin α ( ) (1) where I: the incident radiation intensity R: the reflection coefficient. r: the ratio between area of the higher and lower lines of the phase grating. α: optical phase difference between light reflected from the higher and lower lines of the grating. Besides the perfection of alignment system, stray light can leak into the alignment system. If the mark depth is small, or the duty cycle is low, the relationship between the alignment signal intensity and the stray light intensity becomes critical. Too much stray light in the alignment system leads to unreliable alignment results. To small mark depth also makes the alignment mark visibility is lesser. Reducing the visibility weakens alignment signal strength, increases the probability of overlay error, alignment system failure, and rework [Optical Flatness and Alignment Mark Contrast in Highly Planar Technologies]. The behavior of alignment signal over a range of mark depth is depended on the laser wavelength. Theoretically, a reduction in signal strength occurred when the alignment mark depth value is in range of multiple lambda/ [Experimental and Simulation Studies of alignment mark]. According physics theory; this is a point where a destructive interference occurred. ALIGNMENT MARK FORMATION FOR CONTACT LAYER (CONTACT MARK) Alignment mark is printed on the wafer. This means that it is going through exactly the same process as the rest of the circuit structure. The first step in order to produce a contact structure is to deposit oxide material at certain required thickness. Since the deposition process does not produce a flat surface, hence, planarization process is required. Then, the oxide material will go through a

Journal of Engineering Research and Education Vol. 5 () 7- patterning and etch process to produce the desired shape. Figure 1 illustrate the post lithography and etch process alignment mark. Figure 1. Post lithography and etch contact alignment mark. After that, tungsten material will be deposited. Tungsten material has to be completely removed from oxide upper surface. Tungsten is removed through chemical mechanical planarization (CMP) process. Contact hole will be completely filled by tungsten due to its small feature size. However, alignment mark trench won t be completely filled since its trench size is much larger than the tungsten deposition thickness (Figure ). Figure 3 illustrates the alignment mark profile after tungsten planarization process. Figure. Alignment Mark Profile after Tungsten Deposition. Figure 3. Post Tungsten CMP Profile. 9

Normah Ahmad et al. / Effect of alignment mark depth on alignment Finally, metal/aluminum layer will be deposited on the existing structure through physical deposition process (PVD). Usually, the asymmetric profile becomes significant after this process. Figure shows the possible profile after metal layer is deposited. This is final profile of contact alignment mark. The reflected signal behavior during metal1 layer alignment depends on this profile Figure. Post Aluminum/Metal Layer Deposition Profile From description above, alignment mark depth variation is influenced by final oxide thickness, tungsten deposition thickness, and tungsten planarization time. RESEARCH METHODOLOGY Based from the conclusion of the previous section, an experiment was designed in order to investigate how various processing steps affect the alignment mark depth and eventually alignment signal performance. Each of the alignment mark will be evaluated for each particular condition. Split Table 1. Process Split based from DOE Final ILD CMP Thickness Tungsten Deposition Thickness Tungsten Planarization Time A 9 3 B 7 C 5 3 3 D 7 3 E 7 F 7 3 G 9 3 H 9 I 9 1

Journal of Engineering Research and Education Vol. 5 () 7- Oxide measurement will be measured right after ILD planarization and after tungsten planarization process. This measurement is important so that the theoretical alignment mark depth can be calculated. In this experiment, three main types of alignment mark were used which are AH3, AH53, and AH7. Please refer to table for the details of alignment mark used in this experiment. Alignment signal strength behavior is represented by Wafer Quality () parameters. Table. Alignment Mark Type and their optimized light order recipe Mark Type Subtype Architecture Optimized light Recipe Type AH3 AH3-CON-PRI No Poly Block AH3-CONPLB-PRI Poly Block Third Order Light AH53-CON-PRI No Poly Block AH53-CONPLB-PRI Poly Block AH53 AH53-CVV-NPLB No Poly Block Fifth order Light AH53-CVV-SCR Poly Block AH53S-CVV-SCR Poly Block AH7-CON-PRI No Poly Block AH7 AH7-CONPLB-PRI Poly Block AH7-CVV-SCR Poly Block Seventh Order Light AH7DC-CVV Poly Block RESULT AND DISCUSSION Alignment mark is a reflected diffraction grating structure. Hence, the signal behavior generated by alignment mark follows the diffraction rules. Equation 1 suggest that there have four factors may affect the reflected light intensity from alignment mark, which is incident radiation intensity, the reflection coefficient, the ratio between area of the higher and lower lines of the phase grating, and optical phase difference between light reflected from the higher and lower lines of the grating. The optical phase is interpreted as alignment mark depth (Figure 5). 11

Normah Ahmad et al. / Effect of alignment mark depth on alignment Figure 5. Cross sectional view of alignment mark. Yellow mark shows an alignment mark depth. In this work, alignment mark depth is calculated based from oxide/metal stacking. (a) (b) Figure. Alignment Mark Structure (a) Poly Block Alignment Mark Structure (b) No Poly Block Alignment Mark Structure. Depending on whether the alignment mark structure consists of poly block or not (refer to Figure 7 for stacking details), the alignment mark depth is calculated based from equation and equation 3. 1

Journal of Engineering Research and Education Vol. 5 () 7- Theoretical Alignment Mark Depth = Final Oxide Thickness (post CMP Inter Layer Dielectric (ILD)/Inter Layer Metal (IMD) Tungsten Deposition Oxide Loss during Tungsten CMP Poly Block Thickness (if exist) () Oxide Loss during Tungsten CMP = Final Oxide Thickness (post CMP Inter Layer Dielectric (ILD/Inter Layer Metal (IMD) Final Oxide Thickness after Tungsten CMP (3).1.1.1.1.1.... -. -. 333 335 77 1 1 335 7 913 93 95 51 5 551 515 519 5515 5 53 57 5 559 595 595 (a)...3..1 133 135 77 1 1 335 7 913 93 95 31 3 351 315 319 3515 3 33 37 3 359 395 395 (b) Figure 7. AH3 Alignment Mark Type vs. Mark Depth. (a) AH3-CON-PRI (b) AH3 CONPLB-PRI. 13

Normah Ahmad et al. / Effect of alignment mark depth on alignment 1 1 1 1 1 333 335 77 1 1 335 7 913 93 95 51 5 551 515 519 5515 5 53 57 5 559 595 595 (a) 1 1 1 133 135 77 1 1 335 7 913 93 95 31 3 351 315 319 3515 3 33 37 3 359 395 395 (b) 1 1 1 1 1 333 335 77 1 1 335 7 913 93 95 51 5 551 515 519 5515 5 53 57 5 559 595 595 (c) 1

Journal of Engineering Research and Education Vol. 5 () 7-1 11 1 9 7 5 3 1 133 135 77 1 1 335 7 913 93 95 31 3 351 315 319 3515 3 33 37 3 359 395 395 (d) 5 3 1 133 135 77 1 1 335 7 913 93 95 31 3 351 315 319 3515 3 33 37 3 359 395 395 (e) Figure. AH53 Alignment Mark Type vs. Alignment Mark Depth (a) AH53-CON-PRI (b) AH53-CONPLB-PRI (c) AH53-CVV-NPLB (d) AH53-CVV-SCR (e) AH53S- CVV-SCR 15

Normah Ahmad et al. / Effect of alignment mark depth on alignment 1 9 7 5 3 1 333 335 77 1 1 335 7 913 93 95 51 5 551 515 519 5515 5 53 57 5 559 595 595 (a) 1 1 1 133 135 77 1 1 335 7 913 93 95 31 3 351 315 319 3515 3 33 37 3 359 395 395 (b).5.5..35.3.5..15.1 - -.1 133 135 77 1 1 335 7 913 93 95 31 3 351 315 319 3515 3 33 37 3 359 395 395 (c) 1

Journal of Engineering Research and Education Vol. 5 () 7-1 11 1 9 7 5 3 1 133 135 77 1 1 335 7 913 93 95 31 3 351 315 319 3515 3 33 37 3 359 395 395 (d) Figure 9. AH7 Alignment Mark Type vs. Alignment Mark Depth (a) AH7-CON-PRI (b) AH7-CONPLB-PRI (c) AH7-CVV-SCR (d) AH7DC-CVV Figure 7 shows the signal strength trend for AH3 mark plotted with respect to theoretical alignment mark depth. Basically, there is no trend over the alignment mark depth variation for both AH3 mark since the signal strength is almost zero. Excluding AH53-CONPLB-PRI and AH53-CVV-SCR mark, the rest of the AH53 alignment mark shows a signal variation trend as the alignment mark depth also varied (Figure ). From t-test, their signal variations are significant. Even though there is a significant difference signal variation for AH53-CVV-SCR as shown in Figure 7d, there is no physical trend observed on the Figure 7d graph. From Figure, all AH7 mark type except AH7-CVV-SCR shows a significant signal variation (From t-test) with respect to the alignment mark depth variation. AH7-CVV-SCR mark have an overall zero signal strength throughout the mark depth variation. 17

Normah Ahmad et al. / Effect of alignment mark depth on alignment Table 3.Theoretical Alignment Mark Depth where the signal starts to degraded/increasing compared to signals at other mark depth. at Alignment Mark Type point where alignment signal degraded/increasing AH3-CON-PRI - AH3 CONPLB-PRI - AH53-CON-PRI 913-519 AH53-CONPLB-PRI - AH53-CVV-NPLB 913-519 AH53-CVV-SCR - AH53S-CVV-SCR 913-37 AH7-CON-PRI 913-519 AH7-CONPLB-PRI 913-319 AH7-CVV-SCR - AH7DC-CVV 913-319 Generally, the alignment signals starts to degrade at 913Å to 519Å range and 913Å 37 Å (Table 3). All mark given in Table 3 is only theoretical values calculated based from process stacking. More or less, this behavior are truly reflected the actual situation during alignment. CONCLUSION From the results, there is a degradation of signal strength over a range of alignment mark depth. Unfortunately, alignment mark depth could not be controlled since it is dependent on process characteristics such as oxide thickness and over polish time. This parameter cannot be simply changed since it may impact the overall production yield. The best that can be done is to find a selection of alignment mark, which is less sensitive to the alignment mark depth variation. ACKNOWLEDGEMENT The authors would like to thanks Silterra (M) Sdn Bhd and their employees for supporting this research 1

Journal of Engineering Research and Education Vol. 5 () 7- REFERENCES [1] Christopher Palmer, Diffraction Grating Handbook, Thermo RGL Grating Lab. [] Levinson, H. J. (1). Principles of Lithography SPIE Press. pg 1-3 [3] ASML. (1999) ATHENA Knowledge Sharing, Application Note, pg. [] Yuanting Cui, A. S., Sean Louks. (). Fine Tune W-CMP Process with Alingment Mark Selection for Optimal Metal Layer and Yield Benefits. Paper presented at the SPIE [5] ASML. () Process Effects on Alignment: Tungsten CMP/Aluminum PVD, Application Note, pg 5 17. [] Diffraction; Thin Film Interference (1999). from http//physics.bu.edu. [7] Trench Filling by Physical Vapor Deposition (). from www.ipm.virginia.edu [] Jamas R. Sheats, B. W. S. (199). Microlithography, Science and Technology. Marcel Dekker Inc. [9] S. Wolf, R. N. T. (). Silicon Processing for the VLSI Era Volume 1- Process Technology (nd Edition ed.): Lattice Press. [1] Pantazis Mairoulis, J. M. D. (199). Geogmetrical Optics and Optical Design Oxford University Press. [11] Rouchouze, E., Darracq, Jean Micheal, Gemen, Jack (1997). CMP- Compatible [1] Alignment Strategy Paper presented at the SPIE. [1] Thomas V. Pisto, R. J. S. (). Rigorous Electromagnetic Simulation of Stepper Alignment. 19

Normah Ahmad et al. / Effect of alignment mark depth on alignment