Ultra High Barrier Coatings by PECVD

Similar documents
Durable Neutral Color Anti-Reflective Coating for Mobile Displays

High Rate Deposition of Reactive Oxide Coatings by New Plasma Enhanced Chemical Vapor Deposition Source Technology

Etching Mask Properties of Diamond-Like Carbon Films

Plasma-CVD SiN x /Plasma-polymerized CN x :H Multi-layer Passivation Films for Organic Light Emitting Diodes

Today s Class. Materials for MEMS

Metallization deposition and etching. Material mainly taken from Campbell, UCCS

Doping and Oxidation

Roll-to-roll Technology for Transparent High Barrier Films

Applied Research for Vacuum Web Coating: What is Coming Next?

Cu Wiring Process for TFTs - Improved Hydrogen Plasma Resistance with a New Cu Alloy -

ENCAPSULATION OF ORGANIC LIGHT EMITTING DIODES

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

Silicon nitride deposited by ECR CVD at room temperature for LOCOS isolation technology

Silicon Epitaxial CVD Want to create very sharp PN boundary grow one type layer on other in single crystal form High dopant layers on low dopant

PHYS 534 (Fall 2008) Process Integration OUTLINE. Examples of PROCESS FLOW SEQUENCES. >Surface-Micromachined Beam

UV15: For Fabrication of Polymer Optical Waveguides

Instructor: Dr. M. Razaghi. Silicon Oxidation

M. Hasumi, J. Takenezawa, Y. Kanda, T. Nagao and T. Sameshima

Chapter 3 Silicon Device Fabrication Technology

Microelectronic Device Instructional Laboratory. Table of Contents

Residual stress analysis of SiO films deposited by

Procese de depunere in sistemul Plasma Enhanced Chemical Vapor Deposition (PECVD)

ECSE-6300 IC Fabrication Laboratory Lecture 4: Dielectrics and Poly-Si Deposition. Lecture Outline

Remote Plasma Source Chamber Anodization

Fabrication Process. Crystal Growth Doping Deposition Patterning Lithography Oxidation Ion Implementation CONCORDIA VLSI DESIGN LAB

Examples of dry etching and plasma deposition at Glasgow University

METHODS OF COATING FABRICATION

Platypus Gold Coated Substrates. Bringing Science to the Surface

STUDY OF INFLUENCE OF IN SITU CLEANING PROCESS ON THE QUALITY OF PECVD SiO 2 / LPCVD POLYSILICON INTERFACE

Properties and Barrier Material Interactions of Electroless Copper used for Seed Enhancement

Lecture 22: Integrated circuit fabrication

MICROCHIP MANUFACTURING by S. Wolf

Semiconductor Device Fabrication

Chapter 3 CMOS processing technology

Materials Characterization

High Rate low pressure PECVD for barrier and optical coatings

Czochralski Crystal Growth

Thin. Smooth. Diamond.

Standard Operating Procedure: PECVD

All fabrication was performed on Si wafers with 285 nm of thermally grown oxide to

Thin. Smooth. Diamond.

High Barrier Multi-Layer Parylene Coating

Crystalline Silicon Technologies

IMRE/ETPL Flagship Project

Activities in Plasma Process Technology at SENTECH Instruments GmbH, Berlin. Dr. Frank Schmidt

EE 330 Lecture 9. IC Fabrication Technology Part 2

ET3034TUx High efficiency concepts of c- Si wafer based solar cells

Roll-to-roll ALD prototype for 500 mm wide webs

Mirror Coatings for Next Generation Detector

Surface Micromachining

Copper Interconnect Technology

Enabling Technology in Thin Wafer Dicing

Method to obtain TEOS PECVD Silicon Oxide Thick Layers for Optoelectronics devices Application

Fabrication of sub-100nm thick Nanoporous silica thin films

Supporting Information

The Physical Structure (NMOS)

PEAK EFFICIENCIES WITH FALLING MANUFACTURING COSTS

AIMCAL R2R Conference

Low Temperature Dielectric Deposition for Via-Reveal Passivation.

A Functional Micro-Solid Oxide Fuel Cell with. Nanometer Freestanding Electrolyte

Be careful what you wish for

FIBRE-COUPLED HIGH-INDEX PECVD SILICON- OXYNITRIDE WAVEGUIDES ON SILICON

Improvement of gas barrier properties by combination of polymer film and gas barrier layer

Processing Procedures for CYCLOTENE 3000 Series Dry Etch Resins

TED PELLA, INC. Microscopy Products for Science and Industry

Atomic Layer Deposition (ALD)

Improving the Performance of Ceramic Barrier Layers used in Packaging Materials

The Mechanical Properties of Metal Oxide Coated Polyester Films.

Midterm evaluations. Nov. 9, J/3.155J 1

Lecture Day 2 Deposition

High Performance Optical Coatings Deposited Using Closed Field Magnetron Sputtering

EE 330 Lecture 9. IC Fabrication Technology Part II. -Oxidation -Epitaxy -Polysilicon -Planarization -Resistance and Capacitance in Interconnects

Corial PS200 4-sided multi-module platform

Chapter 4 : ULSI Process Integration (0.18 m CMOS Process)

University of Minnesota Nano Center Standard Operating Procedure

Institute of Solid State Physics. Technische Universität Graz. Deposition. Franssila: Chapters 5 & 6. Peter Hadley

Manipulation and control of spatial ALD layers for flexible devices. Aimcal Memphis 2016; Edward Clerkx

Amorphous and Polycrystalline Thin-Film Transistors

Surface micromachining and Process flow part 1

Chapter 2 MOS Fabrication Technology

Vacuum Deposition of High Performance Gas Barrier Materials for Electronics Applications

Red luminescence from Si quantum dots embedded in SiO x films grown with controlled stoichiometry

Interconnects. Outline. Interconnect scaling issues Aluminum technology Copper technology. Properties of Interconnect Materials

EE 330 Lecture 8. IC Fabrication Technology Part II. - Oxidation - Epitaxy - Polysilicon - Interconnects

Low temperature deposition of thin passivation layers by plasma ALD

CYCLOTENE* 3000 Series Advanced Electronic Resins

EE 5344 Introduction to MEMS. CHAPTER 3 Conventional Si Processing

A discussion of crystal growth, lithography, etching, doping, and device structures is presented in

Laser-Crystallised Thin-Film Polycrystalline Silicon Solar Cells. Jonathon Dore SPREE Research Seminar - 27th June, 2013

Fabrication of MoS 2 Thin Film Transistors via Novel Solution Processed Selective Area Deposition

Lecture 2: CMOS Fabrication Mark McDermott Electrical and Computer Engineering The University of Texas at Austin

EECS130 Integrated Circuit Devices

Surface Micromachining

AIMCAL Fall Technical Conference & 19th International Conference on Vacuum Web Coating

ME 141B: The MEMS Class Introduction to MEMS and MEMS Design. Sumita Pennathur UCSB

ABSTRACT: INTRODUCTION:

CHAPTER 5 EFFECT OF POST DEPOSITION ANNEALING ON THE SURFACE MORPHOLOGY OF THE DLC FILM

Research Article Silicon Nitride Film by Inline PECVD for Black Silicon Solar Cells

Fabrication of the Amorphous Silicon Thin Layers in HIT Solar Cells

is kept at a minimum with low power densities of less than 50 mw/cm 2.

Transcription:

Society of Vacuum Coaters 2014 Technical Conference Presentation Ultra High Barrier Coatings by PECVD John Madocks & Phong Ngo, General Plasma Inc., 546 E. 25 th Street, Tucson, Arizona, USA Abstract Silicon nitride barrier coatings are deposited using a large area, in line PECVD source. The developed SiN films are dense and amorphous with a refractive index of 1.7 1.9 and no absorption in the visible (450 700nm). The films were deposited at <100 C making them suitable for low temperature substrates. A wet etch rate test was used to correlate barrier performance. The WER test is advantageous because it is independent of pinholes or defects and is relatively quick and inexpensive to perform. In this paper, WER results are correlated to SEM images of SiN films. Further useful information on the coating is gleaned by monitoring the WER for bubbles leaving the surface of the thin film. Introduction Silicon nitride (SiN) is well known as a diffusion barrier coating, having been used as a semiconductor encapsulant for many years i. More recently SiN has been applied to polymer substrates to reduce permeation of water vapor and oxygen. ii One of the challenges when developing a thin film barrier process is determining the cause of poor results. Direct measurement of water vapor or oxygen transmission does not distinguish pinholes from coating porosity. This distinction is important in developing a barrier film. Using only the direct transmission method, a dense, amorphous film structure can be overlooked due to unrelated debris on the substrate. We have found a buffered oxide etch (BOE) wet etch rate (WER) test is a good alternative barrier measurement technique. This test allows us to gain insight into the deposited film structure independent of particles or defects. Additionally, by monitoring the bubbles leaving the film during etching, nanometer scale features within the film can be detected. Film morphology is critical to barrier performance. If the SiN thin film structure is dense and amorphous, the film is highly resistant to permeation by water vapor or oxygen. Barrier performance is greatly reduced for a porous film and/or a film with columnar structure. A second important requirement is good adhesion between the substrate and thin film. Our goal then is to make a uniformly dense, amorphous SiN film that is highly adherent to the substrate. And given the substrate is a polymer, to make this film at less than <100 C! 1/6

Experimental Silicon nitride thin films are deposited by a large area PECVD process presented earlier iii. Of importance, the PECVD source has a self cleaning attribute that keeps the electrode from coating up over time. Other benefits to the technology are uniform deposition over wide substrates, stable operation and high deposition rate. Figure 1 shows a view of this source for 1.25meter substrates Figure 1, AC Ion Source for 1.25m Substrate SiN films 1um thick were deposited on silicon wafers in a multi pass process. The process goals were: Maximum substrate temperature: <100 C. Index of refraction range: 1.7 1.9 Optically clear, no absorption in the visible range Maximum compressive stress: <100MPa Using split lots, samples were dipped in the BOE solution and the WER measured. BOE solution used for all experiments was comprised of 6:1 volume ratio of 40% NH 4 F and 49% HF. This solution was designed to etch reference thermally grown SiO 2 at 100nm/min. Any bubbling from the film was recorded. Other samples were used to take SEM images. Results Initial development results showed the SiN films to have a columnar morphology (Figure 2). The WER of this film was rapid, 1um of SiN was etched within 15 seconds, and bubbling was witnessed over the entire etch period (Figure 3). The poor WER results correlated to the SEM image. 2/5

Figure 2: Columnar SiN Structure Figure 3: Bubbling of thin film during WER test Continued development saw improvement in the layer quality; however, an interface between each coating pass remained visible (Figure 4). The WER for this film improved to 5 minutes. During etching, bubbles appeared on the film at regular intervals related to the number of coating passes. The SEM of the film confirmed a reduced density interface between each layer. 3/5

Figure 4: Amorphous SiN with distinctive interlayer zones Further development led to achieving a dense, amorphous SiN film. Figure 5 shows an SEM image of this film. Note the lack of any visible interface between deposition passes. (This film was made using the same number of passes as the film in Figure 4.) In agreement with the SEM image, the WER improved to 19 minutes and no bubbling occurred at any time during etching. Figure 5: Fully amorphous SiN with no visible interface zones between layers (same number of deposition passes as film in Figure 4) Adhesion testing was conducted per ASTM 3359, the standard grid and tape test. After coating, a grid pattern was cut into the thin film and adhesion was tested. Then the same sample with grid pattern was boiled in water for 10 minutes and adhesion was tested again. Finally, the 4/5

sample is immersed in salt bath solution (100g NaCl in 600ml H 2 O) at 80 C for 1 hour and adhesion then re tested. Of all conditions, the adhesion was evaluated to be 5B. (This is the highest ranking for adhesion indicating the edges of all cuts are smooth and none of the lattice squares are detached.) This film met all process goals: The substrate temperature remained below 100 C, they were optically clear with no color and the compressive stress was below 100MPa. Conclusion Dense amorphous SiN barrier coatings were deposited with a large area, in line PECVD source. The films were deposited at <100 C, are optically clear (no absorption in the visible) and have low compressive stress. The use of the BOE WER test was instrumental in the development of this film. The quick turnaround of the test allowed a wide process window to be investigated. Initially, samples were evaluated by both the WER test and SEM images. When the close correlation between WER results and film morphology was confirmed, fewer SEM images were required, accelerating the development program. i Pierson, Hugh O. (1992). Handbook of chemical vapor deposition (CVD). William Andrew. p. 282 ii K. Akedo, A. Miura, H. Fujikawa, and Y. Taga, Plasma CVD SiNx / plasma polymerized CNx:H multi layer passivation films for organic light emitting diodes in Proc. Soc. Inform. Display Symp., Dig. Tech. Papers, vol. 34, 2003, pp. 559 561 iii J Madocks, W Seaman, Society of Vacuum Coaters 54th Annual Technical Conference Proceedings (2011), Anti Reflective Coatings by Plasma Enhanced Chemical Vapor Deposition on Large Area Substrates 5/5